# Carmine Hardware Manual

Preliminary

Revision 0.72 06. February, 2006



- The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.
- Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU or any third party or does FUJITSU warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.
- The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite). Please note that FUJITSU will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.
- If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

Copyright © 2004 FUJITSU LIMITED All rights reserved

### Trademarks

Sun is a trademark of Sun Microsystems, Inc. in the United States.

Windows is a trademark of Microsoft Corporation in the United States and other countries

Verilog-XL is a trademark of Cadence Design Systems,Inc.

UNIX is a registered trademark, which is licensing X/Open Company Limited. in the United States and other countries .

# Revision History

Rev.No	Date	Contents
01		Initial Release after translation (Note: this version was updated in more than one version)
02		Preliminary version
0.1	2005/07/25	First draft version after translation (Note: this version was updated in more than one version)
0.2	2005/08/22	Pin table updated
0.7	2005/12/08	General update, formating not yet finished Corrected "1.1 Overview". Added "1.3 Signal". Added "1.4 Pin Assignement". Added "1.5 Pin Function". Corrected "1.6 Address Map". Added "2 DRAM Controller". Added "3 PCI Interface". Added "17°C Interface". Added and corrected "5 CARMINE CONTROL". Corrected "6 KOTTOS". Added and corrected "7 Display Controller". Added and corrected "8 Video Capture". Added "9 Electrical Characteristics".
		Overview Changed "I/O column", in Pin Assignment, for pins used as output pins at test time. Added description of processing of unused pins for when the graphics memory interface is used via a 32-bit data bus. Added "Description of Test Pin (JTAG)". Added "Description of Interrupt Registers".  DRAM Controller Added "DRAM CTRL DDRIF1 Register".
		Video Capture Changed English text into Japanese. Deleted "Description of RGB555 mode". Added "Description of RGB Input function" and "Register Description".
		Electrical Characteristics Corrected "Recommended Operating Conditions for Standard CMOS I/O". Added "Standard CMOS I/O V-I Characteristics". Added "PCI I/O DC Characteristics".
0.71	2005/12/29	Content is equal to 0.7, content table was included
0.72	2006/02/06	Basing on version 0.7 History table updated, list of modification from rev. 02 to rev. 0.7 Formatting finished and a few details were added after translation was finished

# CONTENTS

1	$\operatorname{Sp}$	ecifica	ation of Carmine Chip	. 10
	1.1	Over	view	. 10
	1.2	Entir	e Block Diagram	. 11
	1.3	Signa	d	. 12
	1.3	3.1	Signal line	. 12
	1.4	Pin A	ssignment	. 13
	1.4	1.1	TEBGA543 package pin assignment (top view)	. 13
	1.4	1.2	Pin assignment table	. 14
	1.5	Pin F	unction	. 18
	1.5	5.1	PCI interface	. 18
	1.5	5.2	Video output interface	. 19
	1.5	5.3	Video capture interface	. 21
	1.5	5.4	I <sup>2</sup> C interface	. 21
	1.5	5.5	Graphics memory interface	. 22
	1.5	5.6	Clock input	. 24
	1.5	5.7	Test	. 25
	1.6	Addr	ess Map	. 26
2	DR	RAM (	Controller	. 27
	2.1		M Refresh	
	2.2		M Initial Sequence	
	2.2		I/O mode setting	
	2.2	2.2	Setting procedures for DRAM initial sequence	
	2.2	2.3	Internal status of DRAM controller and issued command	
	2.3	DRAI	M Controller Control Registers	
	2.3		Register list	
	2.3		Register details	
n	DC	T T 4 -		
3			erface	
			ires	
	3.2		tion Description	
	3.2		Transfer to PCI Target	
	3.2		Generation of PCI target abort	
	3.3		Registers	
	3.3		PCI Register Address Mapping	
	3.3		PCI Configuration Register (256 bytes)	
	3.3		PCI Controller Internal Register (256 bytes for PCI)	
	3.3		PCI configuration Register Details	
	3.3		PCI controller internal register	
4	$I^2C$		rface	
	4.1	Over	view	. 56
	4.2	Feati	ıres	. 56

	4.3	Block	Diagram	57
	4.4	Desci	ription of the Block Function	58
	4.5	Oper	ation Description	60
	4.5	5.1	Start condition	60
	4.5	5.2	Stop condition	61
	4.5	5.3	Addressing	62
	4.5	5.4	Adjustment of SCL synchronization.	63
	4.5	5.5	Arbitration	64
	4.5	5.6	Acknowledge/Negative Acknowledge.	65
	4.5	5.7	Bus Error	66
	4.5	5.8	Initialization	67
	4.5	5.9	1-byte Transfer from Master to Slave	68
	4.5	5.10	1-byte Transfer from Slave to Master	69
	4.5	5.11	Return after a bus error	70
	4.5	5.12	Interrupt Processing and Wait Request to the Master Device	71
	4.6	Caut	ions	72
	4.6	3.1	10-bit Slave Address	72
	4.6	6.2	Conflict among SCC, MSS and INT Bits	72
	4.6	3.3	Setting of Serial Transfer Clock	72
	4.6	6.4	Restriction on Sending of Global Call Address When Multimaster Uses I <sup>2</sup> C Bus	72
	4.7	Regis	ster Configuration	73
	4.7	7.1	Register list	73
	4.7	7.2	Register Description	74
5	CA	RMI	NE CONTROL	87
	5.1	Inter	rupt	87
	5.1	l.1	Block Diagram	87
	5.2	Reset	Sequence	88
	5.3	Carm	nine Control Registers	89
	5.3		Register List	
	5.3	3.2	Register Details	89
6	KC	ЭТТО	S	99
	6.1		view	
	6.1		Interface	
	6.1		Function	
	6.2		ıre	
	6.3		Diagram	
	6.4		ster List	
	6.5	_	ster Details	
	6.5		HOSTIF module	
	6.5		Rendering engine module	
	6.5		Vertex Reader module	
	6.5		VL Engine Module	
	6.5		Primitive engine module	
			ay Listay	
	0.0	DISDI	ay Libi	104

6	5.6.1	Overview	. 184
6	5.6.2	Display List Transfer Mode	. 184
6	5.6.3	Header Format	. 185
6	5.6.4	Geometry Display List.	. 186
6	5.6.5	Rendering Display List	. 235
6.7	Appl	ication Note	. 280
6	5.7.1	Host Interface	. 280
6	5.7.2	Initialization Procedure for Hardware	. 280
6	5.7.3	Basic Drawing Procedure	. 282
6	5.7.4	Lighting Processing	. 293
6	5.7.5	Gouraud shading	. 296
6	5.7.6	Alpha blending	. 297
6	5.7.7	Logical operation drawing	. 300
6	5.7.8	Depth test	. 301
6	5.7.9	Texture Mapping	. 303
6	5.7.10	Fog	. 317
6	5.7.11	Stencil Test	. 320
6	5.7.12	BitBlt (Bit Block Transfer)	. 322
6	5.7.13	Drawing Effect of Straight Line	. 325
6	5.7.14	Indirect Display List	. 327
6	5.7.15	Index Mode	. 327
6	5.7.16	Detection of end of drawing	. 328
6	5.7.17	Debug function	. 328
6	5.7.18	2D Drawing Function	. 329
6	5.7.19	Processing Sequence	. 337
7 D	isplav	Controller	. 338
7.1		view	
7	.1.1	Entire Configuration	
	1.1.2	Individual functions of display controller	
7.2		lay Function	
	.2.1	Screen structure	
	7.2.2	Stacking	. 341
7	7.2.3	Display parameter	
	7.2.4	Control of display position	
7.3		Format	
	7.3.1	Indirect color (8 bits/pixel)	
7	.3.2	Direct color (16 bits/pixel)	
7	.3.3	Direct color (24 bits/pixel)	
	.3.4	YCbCr color (16 bits/pixel)	
7	.3.5	Alpha coefficient (8 bits/pixel)	
	7.3.6	Layer dependency	
7.4		or	
	.4.1	Cursor display function	. 350
	4 2	Cursor control	350

	7.5	Cont	rol of Display Scan	351
	7.5	5.1	Supported display	351
	7.5	5.2	Interlace display	352
	7.6	Read	Skip	353
	7.7	Exter	rnal Synchronization	354
	7.8	Varia	able Parameters Used for Conversion from YCbCr to RGB for L1 Layer	357
	7.9	Dual	Display by a Single Display Controller	359
	7.9	9.1	Overview	359
	7.9	0.2	Layer destination control	359
	7.9	9.3	Output signal control	360
	7.9	0.4	Sample output circuit	361
	7.9	9.5	Display clock and timing	363
	7.9	9.6	Restrictions	363
	7.10	Write	eback	364
	7.1	10.1	Overview	364
	7.1	10.2	Source selection	364
	7.1	10.3	Image area definition	364
	7.1	10.4	Data format	365
	7.1	10.5	Field selection	
	7.1	10.6	State transition	365
	7.1	10.7	Transfer destination selection	366
	7.11	Regis	ster	367
	7.1	1.1	List of registers	367
	7.1	11.2	Common control register	377
	7.1	11.3	Writeback register	378
	7.1	1.4	Display controller register	381
8	Vic	loo C	apture	447
			o Capture Function	
•	8.1 8.1		Input data format	
	8.1			
			Capture of video signal  Conversion to non-interlace.	
	$8.1 \\ 8.2$		tion of Input Port	
			•	
	8.3		Buffer	
	8.3		Data format	
	8.3		Synchronization control	
	8.3		Area allocation	
	8.3		Window display	
	8.3		Interlace display	
	8.4		N. I I	
	8.4		Video reduction function	
	8.4		Video expansion function	
	8.4		Image processing flow	
	8.5		· Handling	
	8.6	Exte	rnal Video Signal Input	459

	8.6	5.1	R.BT656YUV422 input format	459
	8.6	5.2	YC multiplex input format (R.BT601)	468
	8.6	5.3	YUV video input parameter setting chart	473
	8.6	6.4	RGB input format	476
	8.6	5.5	RGB video input parameter setting chart	482
	8.7	Regis	sters	484
	8.7	<b>'.1</b>	Register list	484
	8.7	.2	Video capture register	487
9	$\mathrm{El}\epsilon$	ectrica	al Characteristics	507
	9.1	Maxi	mum Rating	507
	9.2	Recor	mmended operating conditions	508
	9.2	2.1	3.3V Standard CMOS I/O	508
	9.2	2.2	Graphics Memory I/O	509
	9.3	Preca	autions at Power ON	510
	9.3	3.1	Recommended Power ON/OFF Sequence	510
	9.3	3.2	Power ON Reset.	511
	9.4	DC C	haracteristics	512
	9.4	.1	3.3 V Standard CMOS I/O	512
	9.4	2	3.3 V 66 MHz PCI I/O	516
	9.4	3	Graphics Memory I/O	518
	9.4	.4	I <sup>2</sup> C Bus Fast Mode I/O	525
	9.5	Alter	nate Current (AC) Characteristics	527
	9.5	.1	PCI Interface	
	9.5	5.2	Display Interface	528
	9.5	5.3	Video Capture Interface	529
	9.5	6.4	Graphics Memory Interface	
	9.5	5.5	I <sup>2</sup> C Interface	531
	9.5	6.6	Clock Reset	532
	9.6	AC C	haracteristics Measurement Conditions	533
	9.7	Timir	ng Diagram	534
	9.7	7.1	Display Interface	534
	9.7	7.2	Graphics Memory Interface	536
	9.7	7.3	I <sup>2</sup> C Interface	537

# 1 Specification of Carmine Chip

#### 1.1 Overview

#### **Features**

#### • Geometry engine

Carmine contains floating point operation pipelines dedicated to geometry processing for graphics processing, which allows 2D/3D graphics vertex processing including lighting at max 10M vertices/sec.

#### Rendering engine

Carmine contains a completely newly designed 2D/3D rendering engine. Carmines's multiple pixel processing hardwares improve performance of Fujitsu GDC controller Coral Series, and also support hardware acceleration of OpenGL-ES.

#### • Display controller

Carmine contains display controllers compatible with Fujitsu GDC controller Coral Series. The maximum resolution is  $1600 \times 1024$ , and the display controllers has two independent channels. Carmine has also two independent digital video output ports. Each digital video output port allows transparent processing, such as overlay display up to eight layers and alpha planes for four layers.

#### • Digital video capturing

Captures video images on television, etc., and displays them on the same screen as drawn images. Carmine captures video images from two independent channels.

#### CPU interface

Carmine is connected to a 32-bit PCI bus (Rev. 2.1) (the maximum operating frequency is 66 MHz).

#### External memory interface

DDR SDRAM can be used. Selectable data bus width (64-bit/32-bit). The maximum data transfer frequency is 266 Mbps (clock frequency is 133 MHz). Table 1.1 shows the available memory configuration.

Table 1.1 External memory configuration

Memory type	Data bus width	Number of memories used	Total capacity
DDR SDRAM 128 Mbits (x16)	32 Bits	2	32 Mbytes
DDR SDRAM 256 Mbits (x16)	32 Bits	2	64 Mbytes
DDR SDRAM 128 Mbits (x16)	64 Bits	4	64 Mbytes
DDR SDRAM 256 Mbits (x16)	64 Bits	4	128 Mbytes

#### • Others

CMOS 90nm technology, 8-layer

TEBGA543 (Thermally Enhanced Ball Grid Array) package

Power supply voltage: 1.2 V (internal logic)/2.5 V (memory interface)/3.3 V (I/O)

Power consumption: TBD

# 1.2 Entire Block Diagram

Fig. 1.1 shows the Carmine block diagram.




Fig. 1.1 Carmine block diagram

# 1.3 Signal

# 1.3.1 Signal line





Fig. 1.2 Carmine signal line

# 1.4 Pin Assignment

## 1.4.1 TEBGA543 package pin assignment (top view)



# 1.4.2 Pin assignment table

JEDE	Pin name	I/O	JEDE	Pin name	I/O	JEDE	Pin name	I/O	JEDE	Pin name	I/O
A1	$V_{SS}$	-	AF19	LOOPI 1	I/O	A15	AD13	I/O	AE8	MDQ35	I/O
B1	$V_{SS}$	-	AF20	LOOP_1	Outpu	A14	AD10	I/O	AE9	MDQ37	I/O
C1	DG6_0	Output	AF21	XMCK_1	Outpu	A13	CBE0	Input	AE10	MDQ39	I/O
D1	DB1_0	Output	AF22	MCK_1	Outpu	A12	AD5	I/O	AE11	MDM4	I/O
E1	DB5_0	Output	AF23	$V_{SS}$	-	A11	AD2	I/O	AE12	$V_{\rm SS}$	-
F1	DE0	Output	AF24	$V_{SS}$	-	A10	PLLRESE	Input	AE13	$V_{ m DDI}$	-
G1	DCLKI0	Input	AF25	$V_{SS}$	-	A9	$V_{SS}$	-	AE14	MDQ46	I/O
H1	DCLKO1	Output	AF26	NOBALL	-	A8	CLK	Input	AE15	MDQ44	I/O
J1	$V_{\rm SS}$	-	AE26	$V_{SS}$	-	A7	TCK	Input	AE16	MDQ42	I/O
K1	DR7_1	Output	AD26	$V_{SS}$	-	A6	DR0_0	Outpu	AE17	MDQ40	I/O
L1	DG3_1	Output	AC26	Vss	-	A5	DR4_0	Outpu	AE18	MDM5	I/O
M1	DG7_1	Output	AB26	MCK_0	Outpu	A4	DG0_0		AE19	$V_{\rm SS}$	-
N1	DB2_1	Output	AA26	XMCK_0	Outpu	A3	DG3_0	Outpu	AE20	$V_{\rm SS}$	-
P1	DB5_1	Output	Y26	LOOP_0	Outpu	A2	V <sub>SS</sub>	-	AE21	$V_{\rm SS}$	-
R1	DE1	Output	W26	LOOPI_0	I/O	B2	Vss		AE22	$V_{\rm SS}$	-
T1	DCLKI1	Input	V26	V <sub>SS</sub>	-	C2	DG5_0	Outpu	AE23	MA1	Outpu
U1	Vss	-	U26	Vss	- 🔺	D2	DB0_0	Outpu	AE24	MA3	Outpu
V1	CCLK_RG	Input	T26	MDQS0	I/O	E2	DB4_0	Outpu	AE25	Vss	-
W1	CAP0R5	Input	R26	MDQ6	I/O	F2	CSYNC0	Outpu	AD25	Vss	_
Y1	CAP0G3	I/O	P26	MDQ4	I/O	G2	GV0	Outpu	AC25	MA5	Outpu
AA1	CAP0B1	I/O	N26	MDQ2	I/O	H2	DCLKO0	Outpu	AB25	$V_{\rm SS}$	-
AB1	CAP0B5	I/O	M26	MDQ0	I/O	J2	Vss	-	AA25	Vss	_
AC1	CAP1VI2	Input	L26	$V_{\rm SS}$	-	K2	DR6_1	Outpu	Y25	$V_{\rm SS}$	_
AD1	CCLK_656	Input	K26	Vss		L2	DG2_1	Outpu	W25	Vss	_
AE1	Vss	-	J26	MDQS1	I/O	M2	DG6_1	Outpu	V25	Vss	_
AF1	Vss	-	H26	MDQ9	I/O	N2	DB1_1	Outpu	U25	Vss	_
AF2	Vss	-	G26	MDQ11	I/O	P2	DB4_1	Outpu	T25	MDM0	I/O
AF3	CAP1VI5	I/O	F26	MDQ13	I/O	R2	CSYNC1	Outpu	R25	MDQ7	I/O
AF4	Vss	-	E26	MDQ15	I/O	T2	GV1	Outpu	P25	MDQ5	I/O
AF5	$V_{\rm SS}$		D26	SDA	I/O	U2	$V_{\rm SS}$	-	N25	MDQ3	I/O
AF6	V <sub>SS</sub>		C26	DLL RS	Input	V2	CAP0R1	Input	M25	MDQ1	I/O
AF7	MDQ32	I/O	B26	Vss	-	W2	CAP0R4	Input	L25	Vss	-
AF8	MDQ34	I/O	A26	Vss	-	Y2	CAP0G2	Input	K25	Vss	-
AF9	MDQ36	I/O	A25	Vss	-	AA2	CAP0B0	I/O	J25	MDM1	I/O
AF10	MDQ38	I/O	A24	CBE3	Input	AB2	CAP0B4	I/O	H25	MDQ8	I/O
AF11	MDQS4	I/O	A23	AD30	I/O	AC2	CAP1VI1	Input	G25	MDQ10	I/O
AF12	Vss	-	A22	AD27	I/O	AD2	CAP1VI3	Input	F25	MDQ12	I/O
AF13	V <sub>DDI</sub>	-	A21	AD24	I/O	AE2	V <sub>SS</sub>	-	E25	MDQ14	I/O
AF14	MDQ47	I/O	A20	AD21	I/O	AE3	CAP1VI4	I/O	D25	SCL	I/O
										CKE_	
AF15	MDQ45	I/O	A19	AD18	I/O	AE4	CAP1VI7	Input	C25	START	Input
AF16	MDQ43	I/O	A18	PCLK	Input	AE5	$V_{\rm SS}$	-	B25	$V_{\rm SS}$	-
AF17	MDQ41	I/O	A17	$V_{SS}$	-	AE6	$V_{\rm SS}$	-	B24	AD31	I/O
AF18	MDQS5	I/O	A16	SERR	Outpu	AE7	MDQ33	I/O	B23	AD29	I/O
B22	AD26	I/O	AD9	MDQS7	I/O	C13	AD6	I/O	AC22	MA0	Outpu
B21	AD23	I/O	AD10	$V_{SS}$	-	C12	AD3	I/O	AC23	$V_{\rm SS}$	-
B20	AD20	I/O	AD11	$V_{\rm SS}$	-	C11	AD0	I/O	AB23	MA6	Outpu

B19	AD17	I/O	AD12	MDQ48	I/O	C10	CLKSEL1	Input	AA23	MA8	Outpu
B18	IRDY	Input	AD13	MDQ50	I/O	C9	MODE0	Input	Y23	MA11	Outpu
B17	V <sub>SS</sub>	-	AD14	MDQ52	I/O	C8	XRST	Input	W23	MA12	Outpu
B16	AD15	I/O	AD15	MDQ54	I/O	C7	TDI	Input	V23	MDM3	I/O
B15	AD12	I/O	AD16	MDQS6	I/O	C6	DR2_0	Outpu	U23	MDQ24	I/O
B14	AD9	I/O	AD17	Vss	-	C5	DR6_0	Outpu	T23	MDQ26	I/O
B13	AD7	I/O	AD18	Vss	_	C4	DG2_0	Outpu	R23	MDQ28	I/O
B12	AD4	I/O	AD19	MWE	Outpu	D4	Vss	-	P23	MDQ30	I/O
B11	AD1	I/O	AD20	MRAS	Outpu	E4	DB2_0	Outpu	N23	V <sub>DDI</sub>	-
B10	IDSEL	Input	AD21	MBA0	Outpu	F4	DB6_0	Outpu	M23	Vss	-
B9	Vss	-	AD22	MA10	Outpu	G4	HSYNC0	I/O	L23	MDM2	I/O
B8	ASEN	Input	AD23	MA2	Outpu	H4	DR0_1	Outpu	K23	MDQ23	I/O
B7	TMS	Input	AD24	$V_{\mathrm{SS}}$	-	J4	DR2_1	Outpu	J23	MDQ21	I/O
B6	DR1_0	Output	AC24	MA4	Outpu	K4	DR4_1	Outpu	H23	MDQ19	I/O
B5	DR5_0	Output	AB24	MA7	Outpu	L4	DG0_1	Outpu	G23	MDQ17	I/O
B4	DG1_0	Output	AA24	MA9	Outpu	M4	DG4_1	Outpu	F23	$V_{\rm SS}$	-
B3	DG4_0	Output	Y24	MCKE	Outpu	N4	V <sub>DDI</sub>	-	E23	Vss	-
C3	Vss	-	W24	MA13	Outpu	P4	V <sub>DDI</sub>		D23	$V_{\rm SS}$	-
D3	DG7_0	Output	V24	MDQS3	I/O	R4	DB6_1	Outpu	D22	CBE2	Input
E3	DB3_0	Output	U24	MDQ25	I/O	T4	HSYNC1	I/O	D21	VSS	-
F3	DB7_0	Output	T24	MDQ27	I/O	U4	CAPOHS	I/O	D20	V <sub>DDE</sub>	-
G3	VSYNC0	I/O	R24	MDQ29	I/O	V4	CAPOFID	I/O	D19	FRAME	Input
H3	DR1_1	Output	P24	MDQ31	I/O	W4	CAPOR2	Input	D18	DEVSEL	Outpu
J3	DR3_1	Output	N24	V <sub>DDI</sub>	-	Y4	CAP0G0	Input	D17	PERR	Outpu
K3	DR5_1	Output	M24	VSS		AA4	CAP0G4	I/O	D16	PAR	I/O
L3	DG1_1	Output	L24	MDQS2	I/O	AB4	CAP0B2	I/O	D15	CBE1	Input
M3	DG5_1	Output	K24	MDQ22	I/O	AC4	$ m V_{SS}$	-	D14	$V_{\mathrm{DDI}}$	-
N3	DB0_1	Output	J24	MDQ20	I/O	AC5	MDQ62	I/O	D13	$V_{\mathrm{DDI}}$	-
P3	DB3_1	Output	H24	MDQ18	I/O	AC6	MDQ60	I/O	D12	$V_{ m DDE}$	-
R3	DB7_1	Output	G24	MDQ16	I/O	AC7	MDQ58	I/O	D11	XINT	Outpu
Т3	VSYNC1	I/O	F24	$V_{\mathrm{SS}}$	-	AC8	MDQ56	I/O	D10	CLKSEL0	Input
U3	CAP0VS	I/O	E24	$V_{\rm SS}$	-	AC9	MDM7	I/O	D9	MODE1	Input
V3	CAP0R0	Input	D24	VPD	Input	AC10	$V_{\rm SS}$	-	D8	TRST	Input
W3	CAP0R3	Input	C24	$V_{\rm SS}$	-	AC11	VSS	-	D7	TDO	Outpu
Y3	CAP0G1	Input	C23	AD28	I/O	AC12	MDQ49	I/O	D6	DR3_0	Outpu
AA3	CAP0G5	I/O	C22	AD25	I/O	AC13	MDQ51	I/O	D5	DR7_0	Outpu
AB3	CAP0B3	I/O	C21	AD22	I/O	AC14	MDQ53	I/O	E5	$V_{\rm SS}$	-
AC3	CAP1VI0	I/O	C20	AD19	I/O	AC15	MDQ55	I/O	F5	$V_{\rm SS}$	-
AD3	VSS	-	C19	AD16	I/O	AC16	MDM6	I/O	G5	V <sub>DDE</sub>	-
AD4	CAP1VI6	I/O	C18	TRDY	Outpu	AC17	$V_{\rm SS}$	-	H5	$V_{ m DDE}$	-
AD5	MDQ63	I/O	C17	STOP	Outpu	AC18	$V_{\rm SS}$	-	J5	$V_{\mathrm{DDI}}$	-
AD6	MDQ61	I/O	C16	AD14	I/O	AC19	MCAS	Outpu	K5	$V_{\rm SS}$	-
AD7	MDQ59	I/O	C15	AD11	I/O	AC20	MCS	Outpu	L5	$V_{ m DDE}$	-
AD8	MDQ57	I/O	C14	AD8	I/O	AC21	MBA1	Outpu	M5	V <sub>DDE</sub>	-
N5	V <sub>DDI</sub>	-	E18	V <sub>DDI</sub>	-	U21	V <sub>REF</sub>	Input	K17	V <sub>SS</sub>	-
P5	V <sub>DDI</sub>	-	E17	$V_{\rm SS}$	-	T21	V <sub>SS</sub>	-	K16	$V_{\rm SS}$	-
R5	V <sub>DDE</sub>	-	E16	V <sub>DDE</sub>	-	R21	V <sub>DDE3</sub>	-	K15	$V_{\rm SS}$	-
T5	V <sub>DDE</sub>	-	E15	V <sub>DDE</sub>	-	P21	Vss	-	K14	Vss	-
U5	VSS	-	E14	V <sub>DDI</sub>	-	N21	Vss	-	K13	Vss	-
V5	V <sub>DDI</sub>	1_	E13	V <sub>DDI</sub>	1_	M21	V <sub>DDE3</sub>	_	K12	$V_{\rm SS}$	_

W5	$V_{ m DDE}$	-	E12	$V_{ m DDE}$	-	L21	$V_{SS}$	-	K11	$V_{\rm SS}$	-
Y5	$V_{\mathrm{DDE}}$	-	E11	$V_{\rm SS}$	-	K21	$V_{\mathrm{REF}}$	Input	L11	$V_{\rm SS}$	-
AA5	$V_{\rm SS}$	-	E10	$V_{\rm SS}$	-	J21	$V_{\mathrm{DDI}}$	-	M11	$V_{\rm SS}$	-
AB5	$V_{\rm SS}$	-	E9	$V_{\mathrm{DDI}}$	-	H21	$V_{\mathrm{DDI}}$	-	N11	$V_{\rm SS}$	-
AB6	$V_{\rm SS}$	-	E8	$V_{\mathrm{DDI}}$	-	G21	$V_{\mathrm{DDE3}}$		P11	$V_{\rm SS}$	-
AB7	$V_{\mathrm{DDE1}}$	-	E7	$V_{\mathrm{DDE}}$	-	F21	$V_{SS}$	-	R11	$V_{\rm SS}$	-
AB8	$V_{\mathrm{DDE1}}$	-	E6	$V_{SS}$	-	F20	$V_{ m DDE}$	-	T11	$V_{\rm SS}$	-
AB9	$V_{\mathrm{DDI}}$	-	F6	$V_{SS}$	-	F19	$V_{\mathrm{DDI}}$	-	T12	$V_{\rm SS}$	-
AB10	$V_{SS}$	-	G6	$V_{\mathrm{DDE}}$	-	F18	$V_{\mathrm{DDI}}$	-	T13	$V_{SS}$	-
AB11	$V_{\mathrm{DDE1}}$	-	Н6	$V_{\mathrm{DDI}}$	-	F17	$V_{SS}$	-	T14	$V_{\rm SS}$	-
AB12	$V_{\mathrm{DDE1}}$	-	J6	$V_{\mathrm{DDI}}$	-	F16	$V_{\rm SS}$	-	T15	$ m V_{SS}$	-
AB13	$V_{\mathrm{DDI}}$	-	K6	$V_{\rm SS}$	-	F15	$V_{ m DDE}$	-	T16	$V_{\rm SS}$	-
AB14	$V_{\mathrm{DDI}}$	-	L6	$V_{\rm SS}$	-	F14	$V_{\rm SS}$	-	R16	$V_{\rm SS}$	-
AB15	$V_{\rm DDE1}$	-	M6	$V_{\rm DDE}$	-	F13	$V_{\rm SS}$	-	P16	$V_{\rm SS}$	-
AB16	$V_{\rm DDE1}$	-	N6	$V_{\rm SS}$	-	F12	$V_{ m DDE}$	-	N16	$V_{SS}$	-
AB17	$V_{\rm SS}$	-	P6	$V_{\rm SS}$	-	F11	$V_{SS}$	4- )	M16	$ m V_{SS}$	-
AB18	$V_{\mathrm{DDI}}$	-	R6	$V_{ m DDE}$	-	F10	PLLVss		L16	$V_{\rm SS}$	-
AB19	$V_{\mathrm{DDE2}}$	-	Т6	$V_{\rm SS}$	-	F9	$PLLV_{\mathrm{DD}}$	-	L15	$V_{\rm SS}$	-
AB20	$V_{\mathrm{DDE2}}$	-	U6	$V_{\rm SS}$	-	F8	$V_{\mathrm{DDI}}$	-	L14	$V_{\rm SS}$	-
AB21	$V_{\rm SS}$	-	V6	$V_{\mathrm{DDI}}$	- 🌲	F7	$V_{ m DDE}$	-	L13	$V_{\rm SS}$	-
AB22	$V_{\rm SS}$	-	W6	$V_{\mathrm{DDI}}$	-	K10	$V_{\rm SS}$	-	L12	$V_{\rm SS}$	-
AA22	$V_{\rm SS}$	-	Y6	$V_{\mathrm{DDE}}$	-	L10	$V_{\rm SS}$	-	M12	$V_{\rm SS}$	-
Y22	$V_{\mathrm{DDE2}}$	-	AA6	$V_{\rm SS}$	-/	M10	$V_{SS}$	-	N12	$V_{\rm SS}$	-
W22	$V_{\mathrm{DDE2}}$	-	AA7	V <sub>DDE1</sub>	-	N10	$V_{\rm SS}$	-	P12	$V_{\rm SS}$	-
V22	$V_{\mathrm{DDI}}$	-	AA8	$V_{\mathrm{DDI}}$		P10	$V_{\rm SS}$	-	R12	$V_{\rm SS}$	-
U22	$V_{\rm SS}$	-	AA9	$V_{\mathrm{DDI}}$	-	R10	$V_{\rm SS}$	-	R13	$V_{\rm SS}$	-
T22	$V_{\mathrm{DDE3}}$	-	AA10	$V_{\mathrm{REF}}$	Input	T10	$V_{SS}$	-	R14	$V_{\rm SS}$	-
R22	$V_{\rm DDE3}$	-	AA11	$V_{\rm SS}$	-	U10	$V_{\rm SS}$	-	R15	$V_{\rm SS}$	-
P22	$V_{\mathrm{DDI}}$	-	AA12	$V_{\mathrm{DDE1}}$	-	U11	$V_{\rm SS}$	-	P15	$V_{\rm SS}$	-
N22	$V_{\mathrm{DDI}}$		AA13	$V_{SS}$	-	U12	$V_{\rm SS}$	-	N15	$V_{\rm SS}$	-
M22	$V_{\rm DDE3}$	- /	AA14	$V_{SS}$	-	U13	$V_{\rm SS}$	-	M15	$V_{\rm SS}$	-
L22	$V_{\rm DDE3}$		AA15	$V_{\mathrm{DDE1}}$	-	U14	$V_{\rm SS}$	-	M14	$V_{\rm SS}$	-
K22	$V_{SS}$	$F \setminus$	AA16	$V_{\rm SS}$	-	U15	$V_{\rm SS}$	-	M13	$V_{\rm SS}$	-
J22	$V_{\mathrm{DDI}}$		AA17	$V_{\mathrm{REF}}$	Input	U16	$V_{\rm SS}$	-	N13	$V_{\rm SS}$	-
H22	V <sub>DDE3</sub>	-	AA18	$V_{\mathrm{DDI}}$	-	U17	$V_{\rm SS}$	-	P13	$V_{\rm SS}$	-
G22	$V_{\mathrm{DDE3}}$	-	AA19	$V_{\mathrm{DDI}}$	-	T17	$V_{\rm SS}$	-	P14	$V_{\rm SS}$	-
F22	$V_{\rm SS}$	-	AA20	$V_{\mathrm{DDE2}}$	-	R17	$V_{SS}$	-	N14	$V_{\rm SS}$	-
E22	$V_{\rm SS}$	-	AA21	$V_{\rm SS}$	-	P17	$V_{SS}$	-			
E21	$V_{\rm SS}$	-	Y21	$V_{\mathrm{DDE2}}$	-	N17	$V_{\rm SS}$	-			
E20	$V_{ m DDE}$	-	W21	$V_{\mathrm{DDI}}$	-	M17	$V_{\rm SS}$	-			
E19	$V_{ m DDE}$	-	V21	$V_{\mathrm{DDI}}$	-	L17	$V_{SS}$	-			

#### Notes:

Vss/PLLVss : Ground

 $V_{\text{DDE}}$  : 3.3 V power supply

 $V_{DDE1}, V_{DDE2}, V_{DDE3}$  : 2.5 V/3.3V power supply for SDRAM

 $V_{DDI}$  : 1.2 V power supply

PLLV<sub>DD</sub> : PLL power supply (1.2 V)

V<sub>REF</sub> : 1/2 V<sub>DDE</sub> (1-3) for SSTL2 mode; 0 V for LVCMOS mode

- Fujitsu recommends PLLVDD be separated on the board.
  - Connect a bypass capacitor of good high frequency characteristics between power pin and ground pin.

Place the capacitor as close as possible to the pins.

• The following pins are described as "I/O" in the I/O column. They are used as output pins at test time, but used as input pins during normal operation:

CAP0G5 to 3, CAP0B5 to 0, CAP0VS, CAP0HS, CAP0FID, CAP1VIO, CAP1VI6 to 4

# 1.5 Pin Function

# 1.5.1 PCI interface

Table 1.2 PCI interface pins

Pin name	I/O	Function
AD0-31	In/Out	PCI address/data bus signal
CBE0-3	Input	PCI bus command/byte enable signal
FRAME	Input	PCI frame signal
IRDY	Input	PCI initiator ready signal
TRDY	Output	PCI target ready signal
DEVSEL	Output	PCI device selection signal
IDSEL	Input	PCI configuration device select signal
STOP	Output	PCI stop signal
PAR	In/Out	PCI parity signal
PERR	Output	PCI parity error signal
SERR	Output	PCI system error signal
XINT	Output	Interrupt output signal
		Note: This signal is output asynchronously with PCLK.
PCLK	Input	PCI clock signal
XRST	Input	System reset input signal

# 1.5.2 Video output interface

 $Table \ 1.3 \quad Video \ output \ interface \ pins$ 

Pin name	I/O	Function
DCLKO0	Output	Display dot clock output signal
DCLKI0	Input	Dot clock input signal
HSYNC0	In/Out	Horizontal synchronization signal output For external synchronization mode, horizontal synchronization signal input
VSYNC0	In/Out	Vertical synchronization signal output For external synchronization mode, vertical synchronization signal input
CSYNC0	Output	Composite synchronization output signal
DE0	Output	Display valid period output signal
GV0	Output	Graphics/video switching output signal
DR7-0_0	Output	Digital image output signal (red)
DG7-0_0	Output	Digital image output signal (green)
DB7-0_0	Output	Digital image output signal (blue)
DCLKO1	Output	Display dot clock output signal
DCLKI1	Input	Dot clock input signal
HSYNC1	In/Out	Horizontal synchronization signal output For external synchronization mode, horizontal synchronization signal input
VSYNC1	In/Out	Vertical synchronization signal output For external synchronization mode, vertical synchronization signal input
CSYNC1	Output	Composite synchronization output signal
DE1	Output	Display valid period output signal
GV1	Output	Graphics/video switching output signal
DR7-0_1	Output	Digital image output signal (red)
DG7-0_1	Output	Digital image output signal (green)
DB7-0_1	Output	Digital image output signal (blue)

Adding an external circuit generates composite video signals.

External video can be displayed synchronously with this LSI. Select the mode synchronous with DCLKI signal, or the mode synchronous with the set dot clock, as with normal display.

HSYNC and VSYNC signals enter input immediately after reset. Pull up thiese signal pins outside the LSI.

GV signal is used to switch between graphics and external video when performing chroma-key. The GV signal outputs Low level when "video" is selected.

Correspondence between 16-bit/pixel color mode and 8-bit/pixel color mode, and 8-bit digital RGB pin is as follows.

## (A) For 16-bit/pixel color mode:

RGB data (5 bits each) in graphics memory Digital RGB output (8 bits)  $0 \qquad \rightarrow \qquad 0 \\ 1 \text{-} 31 \qquad \rightarrow \qquad \text{``111''} \text{ is added to lower 3 bits}$  Calculation formula:  $X \times 8 + 7$ 

### (B) For 8-bit/pixel color mode:

In video capture YCbCr mode, when images are converted to RGB, they are converted to a full 8 bits of precision and then displayed.

## 1.5.3 Video capture interface

Table 1.4 Video capture interface pins

Pin name	I/O	Function
CCLK_RGB	Input	Digital video input clock signal (RGB)
CAP0R5-0	Input	Digital video data input signal (red)
CAP0G2-0	Input	Digital video data input signal (green)
CAP0G5-3	In/Out	
CAP0B5-0	In/Out	Digital video data input signal (blue)
CAP0VS	In/Out	Digital video input vertical synchronization signal
CAP0HS	In/Out	Digital video input horizontal synchronization signal
CAP0FID	In/Out	Digital video input field identification signal
CCLK_656	Input	Digital video input clock signal (656)
CAP1VI0	In/Out	Digital video data input signal (656)
CAP1VI3-1	Input	
CAP1VI6-4	In/Out	
CAP1VI7	Input	

## [Remarks]

The following pins are described as "I/O" in the I/O column. They are used as output pins at test time, but used as input pins during normal operation:

CAP0G5 to 3, CAP0B5 to 0, CAP0VS, CAP0HS, CAP0FID, CAP1VI0, CAP1VI6 to 4

## 1.5.4 I<sup>2</sup>C interface

Table 1.5 I<sup>2</sup>C interface pins

Pin name	I/O	Function
SCL	In/Out	I <sup>2</sup> C serial clock
SDA	In/Out	I <sup>2</sup> C serial data

# 1.5.5 Graphics memory interface

Table 1.6 Graphics memory interface pins

Pin name	I/O	Function
MCK_1-0	Output	Graphics memory clock signal
XMCK_1-0	Output	Graphics memory clock signal
MDQ63-0	In/Out	Graphics memory bus data signal
MDQS7-0	In/Out	Graphics memory data strobe signal
MDM7-0	In/Out	Graphics memory data mask signal
MA13-0	Output	Graphics memory bus address signal
MBA1-0	Output	Graphics memory bank address signal
MCKE	Output	Graphics memory clock enable signal
MCS	Output	Graphics memory chip select signal
MRAS	Output	Graphics memory row address strobe signal
MCAS	Output	Graphics memory column address strobe signal
MWE	Output	Graphics memory write enable signal
LOOP1-0	Output	Carmine loop output signal
LOOPI1-0	In/Out	Carmine loop input signal
Vref	Input	Reference power In SSTL mode: 1/2 VDDE (1-3) input In LVCMOS mode: 0 V input
CKE_START (3,3V I/O)	Input	Sets the CKE state at reset. Follow the DRAM specification. (For DDR, Low is generally requested at power-on. Set the pin to "0".)  0: Outputs Low from CKE at reset.  1: Outputs High from CKE at reset.
DLL_RST (3.3V I/O)	Input	Carmine DLL reset input signal  0: Performs reset  1: Cancels reset

# [Remarks]

Connect loop signals as follows: "LOOP0 to LOOP10", or "LOOP1 to LOOP11." For details, refer to *DDR SDRAM PCB Design Guideline*.

Table 1.7 and Table 1.8 show the state and processing of unused pins for when the graphics memory interface is used via a 32-bit data bus.

Table 1.7 Processing of unused pins with VTT

Pin name	Pin state		Pin processing	Remarks
	Reset time	Normal state		
MCK_1	Output	Output	OPEN	
XMCK_1	Output	Output	OPEN	A
MDQ63 to 32	Input	Input	VTT	Pull up the pins to VTT by high resistance or pull down the pins by high resistance.
MDQS7 to 4	Input	Input	VTT	Pull up the pins to VTT by high resistance or pull down the pins by high resistance.
MDM7 to 4	Output	Output	OPEN	

Table 1.8 Processing of unused pins without VTT

Pin name	Pin state		Pin processing	Remarks				
	Reset time	Normal state						
MCK_1	Output	Output	OPEN					
XMCK_1	Output	Output	OPEN					
MDQ63 to $32$	Input 🔷	Output	OPEN	After reset is cancelled, the				
MDQS7 to 4	Input	Output	OPEN	pins become output. During reset, they become input, but penetrating current is controlled not to flow to the pins.				
MDM7 to 4	Output	Output	OPEN					

# 1.5.6 Clock input

Table 1.9 Clock input pins

Pin name	I/O	Function
CLK	Input	PLL reference clock input signal
PLLRESET	Input	PLL reset input signal When the pin is Low, reset is performed; when High, reset is cancelled. After turning on the power, be sure to input a signal that causes Low to High transition. See Section 9.3 Precautions at Power ON.
CLKSEL1 and 0	Input	Clock rate selection signal

Input the clock signal, which is the source of reference clock for internal operating clock and display dot clock. Normally, input 4 Fsc (= 14.31818 MHz, for NTSC). The internal PLL generates internal clocks of 266 MHz/133 MHz/66 MHz and a display reference clock of 533 MHz.

Set input clock frequency as follows using the CLKSEL pins.

CLKSEL1	CLKSEL0	Input clock frequency	Multiplication ratio	Display reference clock
L	L	Input 13.50 MHz	×39	526.50 MHz
L	Н	Input 14.32 MHz	×37	529.84 MHz
Н	L	Input 17.73 MHz	× 30	531.90 MHz
Н	Н	Input 33.33 MHz	×16	533.33 MHz

# 1.5.7 Test


Table 1.10 Test pins

Pin name	I/O	Function	Remarks
TCK	Input	JTAG	When the pin is not used, connect it to GND.
TMS	Input	JTAG	When the pin is not used, connect it to GND.
TDI	Input	JTAG	When the pin is not used, connect it to GND.
TDO	Output	JTAG	When the pin is not used, open it.
TRST	Input	JTAG	Connect reset signal to the pin.
MODE1 and 0	Input	Mode switching pin 00: LVCMOS 11: SSTL2 Other settings are prohibited.	To switch between LVCMOS and SSTL2, the setting of DRAM controller is also needed. See Section 2.2 DRAM Initial Sequence.
ASEN	Input	Test pin	Input "0".
VPD	Input	Test pin	Input "0".

# 1.6 Address Map

Table 1.11 shows the internal address map of Carmine.

Table 1.11 Carmine Internal Address Map



## 2 DRAM Controller

#### 2.1 DRAM Refresh

Refresh is performed according to the setting of the DRAM CTRL REFRESH register.

### 2.2 DRAM Initial Sequence

## 2.2.1 I/O mode setting

Before executing DRAM initial sequence, set I/O mode (LVCMOS or SSTL2). Before DRAM controller is initialized, the receiving I/O transistor is OFF and so there is no problem. However, if Carmine is used in a mode other than these modes, IC may be destroyed in the worst case.

To set I/O mode, use the DRAM CTRL IO CONTO register or DRAM CTRL IO CONT1 register.

Set the following depending on the mode used:

SSTL2: DRAM CTRL IO CONTO register 0555<sub>H</sub>

DRAM CTRL IO CONT1 register 0555<sub>H</sub>

LVCMOS: DRAM CTRL IO CONTO register 0111H

DRAM CTRL IO CONT1 register 0111H

## 2.2.2 Setting procedures for DRAM initial sequence

Carmine executes the DRAM initial sequence after setting the DRAM CTRL STATUS register of the DRAM controller. Figure 2.1 shows procedures for setting registers for the DRAM initial sequence.

Note that the setting procedure varies according to whether an externally connected DRAM requires DLL reset.

The initial sequence does not start until correct values are set to the bit field of DCTRL\_STATUS of the DRAM CTRL STATUS register. Therefire, the following procedures (1) to (7) have no restrictions on its setting order because




Fig. 2.1 Setting Procedures for DRAM Initial Sequence

#### [Remarks]

- (1) Use this register when using DRAM that requires setting of extended mode register.
  - Set correct values to DRAM according to Specifications of the externally connected DRAM, and set "1" to the EBM bit field of the DRAM CTRL EMODE register.
- (2) Use this register for setting the MODE register of the externally connected DRAM.
  - When DRAM requires DLL reset, set "000010" to the OPM bit field of the DRAM CTRL MODE register.
- (8) When extended MODE register is set:
  - Set "0003" to the DCTRL\_STATUS bit field of the DRAM CTRL STATUS register.
  - When extended MODE register is not set:
  - Set "0002" to the DCTRL\_STATUS bit field of the DRAM CTRL STATUS register.
- (9) Set "000000" to the DCTRL\_STATUS bit field of the DRAM CTRL MODE register after chacking that "0000" is set to OPM bit field of the DRAM CTRL STATUS register.
- (10) Set "0002" to the STATUS bit field of the DRAM CTRL STATUS register.

# 2.2.3 Internal status of DRAM controller and issued command

DRAM controller used by Carmine operates according to the setting of the DRAM CTRL STATUS register. The following figure shows the transition order of the internal status of DRAM controller and commands issued at each status.




Table 2.1 Internal status of DRAM controller

	Status name	Issued command	Description
(1)	START	NOP	START status means a status after reset is performed. It continues to issue NOP command. The status remains unchanged until correct values are set to the DCTRL_STATUS bit field of the DRAM CTRL STATUS register. For setting values, see <i>Register details</i> .
(2)	EMODE	EMRS	EMODE status issues EMRS command. It transits to MODE status after issuing the command.
(3)	MODE	MRS	MODE status issues MRS command. When resetting DLL embedded in DRAM, this status transits to START status after issuing the command. When not resetting DLL, it transits to HOME status.
(4)	HOME		HOME status accesses DRAM.

# 2.3 DRAM Controller Control Registers

### 2.3.1 Register list

Base Address	Register Name	Description
0x0030_0000	DRAM CTRL ADD	Address setting register
0x0030_0002	DRAM CTRL MODE	MODE setting register
0x0030_0004	DRAM CTRL EMODE	Extended MODE setting register
0x0030_0006	DRAM CTRL SET TIME1	Access timing setting register 1
0x0030_0008	DRAM CTRL SET TIME2	Access timing setting register 2
0x0030_000A	DRAM CTRL REFRESH	Refresh setting register
0x0030_000C	DRAM CTRL STATUS	Status setting register
0x0030_000E	DRAM CTRL EXTRA	DDR/SDR switching register
0x0030_0010	DRAM CTRL RESERVE0	Reserve0
0x0030_0012	DRAM CTRL RESERVE1	Reserve1
0x0030_0014	DRAM CTRL DDRIF1	DDR I/F setting register
0x0030_0016	DRAM CTRL RESERVE3	Reserve3
0x0030_0018	DRAM CTRL RESERVE4	Reserve4
0x0030_001A	DRAM CTRL RESERVE5	Reserve5
0x0030_001C	DRAM CTRL RESERVE6	Reserve6
0x0030_001E	DRAM CTRL RESERVE7	Reserve7
0x0030_0020	DRAM CTRL RESERVE8	Reserve8
0x0030_0022	DRAM CTRL RESERVE9	Reserve9
0x0030_0024	DRAM CTRL IO CONTO	I/O control register 0
0x0030_0026	DRAM CTRL IO CONT1	I/O control register 1

### 2.3.2 Register details

### DRAM CTRL ADD

Set addresses to multiplexe and output Row and Column to DRAM, to this register.

Register address	Base Address + 00 <sub>H</sub>															
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name	Reserved			BSEL			RSEL						CSEL			
R/W	#- <b>-</b>			R/W					R/	W				R/W		
Initial value								-	_							

Bit 2-0 CSEL (Column address select)

Indicates the starting bit of the column address that is output to DRAM.

010: Outputs address bits 11 to 2 (32-bit address).

011: Outputs address bits 12 to 3 (64-bit address).

 $Others: \ \ Setting \ is \ disabled.$ 

RSEL (Row address select)

Indicates the starting bit of the row address that is output to DRAM.

1010: Outputs address bits 23 to 10.

1011: Outputs address bits 24 to 11.

1100: Outputs address bits 25 to 12.

1101: Outputs address bits 26 to 13.

Others: Setting is disabled.

Bit 11-8 BSEL (Bank address select)

Indicates the starting bit of the bank address that is output to DRAM.

0010: Outputs address bits 23 to 22.

0011: Outputs address bits 24 to 23.

0100: Outputs address bits 25 to 24.

0101: Outputs address bits 26 to 25.

0110: Outputs address bits 27 to 26.

0111: Outputs address bits 27 to 26

Others: Setting is disabled.

Fig. 2.2 shows the relationship between the DRAM CTRL ADD register set values and internal addresses. For example, when connecting four "x16 DRAMs", each having four banks (2 bits), 8192 row addresses (13 bits) and 512 column addresses, the internal address of CSEL bit is 64 bits, meaning the set value of the CSEL bit is "011" and the enable column address is the internal address [11:3]. Row address must be set immediately after column address. The enable row address is the internal address [24:12], and the set value of the RSEL bit is "1100". Bank address also must be set immediately after row address. The enable bank address is the internal address [26:25] and "0101" is set to the BSEL bit.




Fig. 2.2 DRAM CTRL ADD Register Setting and Internal Addresses

#### DRAM CTRL MODE

Set a value written to the DRAM MODE register to this register. The value of the bits 12 to 0 of this register is output as it is from MA12 to 0 when the mode register set (MRS) command is issued. In general, the mode shown below is assigned. Set correct values according to Section of "MODE register" in DRAM *Specifications* used. Note that when "1" is set to Bit 8 (that is, when DLL RESET is performed), the setting procedures for DRAM initial sequence differ from the case where tha bit 8 is "0".

Register address	Base	Base Address + 02 <sub>H</sub>														
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name	R	Reserved			OPM					CL			BT	BL		
R/W		R		R/W				R/W			R/W		R/W			
Initial value		0			0				0			0		0		

Bit 2-0 BL (Burst Length)

Sets a DRAM burst length. For SDR, only burst length 1 is supported; for DDR, only burst length

2 is supported.

000: Burst length 1 (for SDR)001: Burst length 2 (for DDR)Others: Setting is disabled.

Bit 3 BT (Burst Type)

Sets a DRAM burst type. Only sequential is supported.

0: Sequential

Others: Setting is disabled

Bit 6-4 CL (CAS Latency)

Sets a DRAM CAS latency.

010: CAS Latency 2 011: CAS Latency 3 110: CAS Latency 2.5 Others: Setting is disabled.

Bit 12-7 OPM (Opereating Mode)

Sets a DRAM operation mode. 000000: Normal operation

000010: Normal operation/DLL reset

Others: Setting is disabled.

#### DRAM CTRL EMODE

Set a value written to the DRAM extended MODE register to this register. The value of the bits 12 to 0 of this register is output as it is from MA 12 to 0 when the extended mode register set (EMODE) command is issued. In general, the mode shown below is assigned. Set correct values according to Section of "EMODE register" in DRAM *Specifications* used.

Register address	Base	Base Address + $04_{\rm H}$														
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name	EME	Rese	erved		EOPM											
R/W		R/	W		R/W						4	R/W	R/W			
Initial value	0	(	)		_							7	0	0		

Bit 0 DL (DRAM DLL CONTROL)

0: Enables DLL embedded in DRAM.1: Disables DLL embedded in DRAM.

Bit 1 DS (DRAM Drive strength)

0: DRAM pin output is normal.1: DRAM pin output is weak.

Bit 12-2 EOPM (Extended Opereating Mode)

00000000000: Normal

Others: Refer to Section of "EMODE register" in DRAM Specifications used.

#### Bit 15 EME (EMODE ENABLE)

When EME is not enabled, EMRS is not issued even when the status is EMODE. When the EMODE status is established with EME being disabled, a command is issued as an ordinary MRS, outputting the value of the EMODE register to A12 to 0.

1: Enabled0: Disabled

#### DRAM CTRL SET TIME1

Set access timing to DRAM to this register. Set appropriately based on the relationship between the specification of DRAM used and the internal frequency.

Register address	Base Address + 06 <sub>H</sub>															
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name	Reserved	TRCD				TRAS			Reserved	TRP			TRC			
R/W	_	R/W					R/W			R/W				R/W		
Initial value	_	0				0		_	0		0					

Bit 3-0 TRC (RAS cycle time)

Sets the shortest DRAM RAS cycle time by the cycle.

0001: 1 cycle 0010: 2 cycles 0011: 3 cycles 0100: 4 cycles 0101: 5 cycles 0110: 6 cycles 0111: 7 cycles 1000: 8 cycles 1001: 9 cycles 1010: 10 cycles 1011: 11 cycles

Others: Setting is disabled.

Bit 6-4 TRP (RAS Precharge time)

Sets the shortest DRAM RAS precharge time by the cycle.

001: 1 cycle 010: 2 cycles 011: 3 cycles 100: 4 cycles

Others: Setting is disabled.

Bit 10-8 TRAS (RAS active time)

Sets the shortest DRAM RAS active time by the cycle.

001: 1 cycle 010: 2 cycles 011: 3 cycles 100: 4 cycles 101: 5 cycles 110: 6 cycles 111: 7 cycles

Others: Setting is disabled.

Bit 14-12 TRCD (RAS to CAS delay time)

Sets the shortest time from the issue of DRAM RAS to the issue of DRAM CAS, by the cycle.

001: 1 cycle 010: 2 cycles 011: 3 cycles 100: 4 cycles

Others: Setting is disabled.

#### DRAM CTRL SET TIME2

Set access timing to DRAM to this register. Set appropriately based on the relationship between the specification of DRAM used and the internal frequency.

Register address	Base Address + 08 <sub>H</sub>															
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name	Reserved		TWTR		TRFC				Reserved		TRRD		Reserved		TWR	
R/W	R/W										R/W		-		R/W	
Initial value	_										0		-		0	

Bit 1-0 TWR (Write recovery time)

Sets the shortest DRAM write recovery time by the cycle.

00: Setting is disabled.

01: 3 cycles10: 4 cycles11: 5 cycles

Bit 5-4 TRRD (RAS to RAS bank active delay time)

Sets the shortest interval at which the active command can be issued when making RAS of different banks active continuously, by the cycle.

00: Setting is disabled.

01: 1 cycle10: 2 cycles11: 3 cycles

Bit 11-8 TRFC (Auto REFRESH command period)

Sets the shortest time from the issue of a refresh command to the issue of the next refresh command, by the cycle.

command, by the cycloron of th

1011: 11 cycles

Others: Setting is disabled.

Bit 13-12 TWTR (Write to Read command delay time)

Sets the shortest time from the issue of a write command to the issue of the read command, by the cycle.

00: Setting is disabled.

01: 4 cycles10: 5 cycles11: 6 cycles

#### DRAM CTRL REFRESH

Sets auto refresh to DRAM. Set according to the specifications of DRAM used. The issuing interval of refresh command fluctuates around a set value. Set the value by the cycle.

Register address	Base Address + 0A <sub>H</sub>																		
Bit No.	15 14 13 12 11 10 9 8							7	6	5	4	3	2	1	0				
Bit field name		Reserved									REF_CNT								
R/W		R/W									R/W								
Initial value		0									0								

Bit 7-0 REF\_CNT (Refresh count)

Sets an issuing interval of auto refresh by the 16 cycles.

0000000: Continues issuing refresh.

0000001 to 1111110: Interval can be set within the range of 16 cycles to 2016 cycles.

1111111: Does not issue refresh

Example 1: 00000001: Issues the auto refresh command at interval of about 16 cycles. Example 2: 00000010: Issues the auto refresh command at interval of about 32 cycles.

### DRAM CTRL STATUS

Sets the status of DRAM CTRL and others.

Register address	Base	e Addr	ess + (	ОСн												
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name		R	leserve	ed			INT MSK	INTC L		Rese	rved		D	CTRL	_STAT	Έ
R/W			R			R/W	R/W	R/W		R/	W			R/	W	
Initial value		U	ndefin	ed		0	0	0		(	)			Unde	fined	

#### Bit 3-0 DCTRL\_STATUS (STATUS)

Reads or writes the status of DRAM CTRL.

0000: START Initial status. DRAM controller continues to issue NOP.

0010: MOD Status that sets the MODE register to EDRAM. After setting a value to the

DRAM CTRL MODE register, set this value (MOD) and use DRAM.

Isues MRS command.

0011: EMODE Status that sets the extended MODE register to DRAM. Set a value

appropriate to DDR SDRAM to the DRAM CTRL EMODE register beforehand.

Issues EMRS command.

0100: HOME Home status. This status is set from the outside or transits to a status next to

MODE. Normally, the DRAM controller remains in this status.

Others: Setting is disabled.

Bit 8 INTCL (INT CLEAR)

Clears interrupt.

0: Performs nothing.

1: Sets INTSTT to "0".

### Bit 9 INTMSK (INT MASK)

Masks interrupt. Initial value "0" is masked.

0: Sets INT to "0" irrespective of INTSTT.

1: Outputs the INTSTT value to INT.

### Bit 10 INTSTT (INT STATUS)

Interrupt status. Initial value "0" is masked. When INTCL is set to "1", this bit is set to "0". This bit is set to "1" when a request to the DRAM controller is issued when the status is not HOME.

0: Normal status

1: Interrupt status

# DRAM CTRL Reserve 0

Register address	Base	e Addr	ess + (	Ен												
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name		Reserved														
R/W								R/	W							
Initial value								00	20							

Bit 15-0 Reserved

Write is disabled.

# DRAM CTRL Reserve1

Register address	Base	e Addr	ess + 1	10н							7					
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name		Reserved														
R/W								R/	W							
Initial value								00	0F							

Bit 15-0 Reserved

Write is disabled.

# DRAM CTRL Reserve 2

Register address	Base	e Addr	ess + 1	12н		Ŧ										
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name																
R/W				Ŧ				R/	W							
Initial value								(	)							

Bit 15-0 Reserved

Write is disabled.

### DRAM CTRL DDRIF1

Register address	Base	e Addr	ess + ]	$14_{ m H}$												
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name	CK	CKN2 CKP2		P2	CK	N1	CK	TP1				Rese	rved			
R/W	R/	W	R/	W	R/	W	R	W				R/	W			
Initial value	0	1	1	0	0	1	1	.0				4	6			

Bit 7-0 Reserved

Write is disabled.

Bit 9-8 CKP1

Used to set MCK0. 00: Stops clock. 10: Outputs clock.

Bit 11-10 CKN1

Used to set XMCK0.
00: Stops clock.
01: Outputs clock.

Bit 13-12 CKP2

Controls MCK1.
00: Stops clock.
10: Outputs clock.

Bit 15-14 CKN2

Controls XMCK1.
00: Stops clock.
10: Outputs clock.

# DRAM CTRL Reserve 3

Register address	Base	e Addr	ess+	16 <sub>H</sub>		7										
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name		Reserved														
R/W		7				_		R/	W							
Initial value								(	)							

Bit 15-0 Reserved

Write is disabled.

# DRAM CTRL Reserve 4

Register address	Base	e Addr	ess+	18н												
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name		Reserved														
R/W								R/	'W							
Initial value								(	)							

Bit 15-0 Reserved

Write is disabled.

# DRAM CTRL Reserve 5

Register address	Base	e Addr	ess+	$1A_{ m H}$												
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name		Reserved														
R/W								R/	'W							
Initial value								00	00							

Bit 15-0 Reserved

Write is disabled.

# DRAM CTRL Reserve 6

Register address	Base	e Addr	ess+	$1C_{\mathrm{H}}$												
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name		Reserved														
R/W								R/	W	Ţ						
Initial value								00	02							

Bit 15-0 Reserved

Write is disabled.

# DRAM CTRL Reserve 7

Register address	Base	e Addr	ess+	1E <sub>H</sub>												
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name		Reserved														
R/W	4				<u> </u>			R/	'W							
Initial value				#				0d	b6							

Bit 15-0 Reserved

Write is disabled.

### DRAM CTRL Reserve 8

Register address	Base	e Addr	ess + 5	20н												
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name		Reserved														
R/W								R/	/W							
Initial value								0d	lb6							

Bit 15-0 Reserved

Write is disabled.

# DRAM CTRL Reserve 9

Register address	Base	e Addr	ess+;	$22_{\mathrm{H}}$												
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name		Reserved														
R/W						R/	W			Ţ		_		I	₹	
Initial value						(	)							Unde	fined	

Bit 15-0 Reserved

Write is disabled.

### DRAM CTRL IO CONTO

This register controls an I/O. Always set this register before executing DRAM initial sequence. Set so that a value of this register matches the mode used (LVCMOS mode or SSTL2 mode).

Register address	Base	Base Address + 24 <sub>H</sub>														
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name		Reserved IO_CTRL0														
R/W		R/W														
Initial value		0														

Bit 11-0 IO\_CTRL0

SSTL2: 555<sub>H</sub> LVCMOS: 111<sub>H</sub>

Others: Setting is disabled.

### DRAM CTRL IO CONT1

This register controls an I/O. Always set this register before executing DRAM initial sequence. Set so that a value of this register matches the mode used (LVCMOS mode or SSTL2 mode).

Register address	Base	Base Address + 26 <sub>H</sub>														
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name		Rese	rved		IO_CTRL1											
R/W		R/W														
Initial value		0														

Bit11-0 IO\_CTRL1

SSTL2: 555<sub>H</sub> LVCMOS: 111<sub>H</sub>

Others: Setting is disabled.

# 3 PCI Interface

# 3.1 Features

Main features are as follows:

### PCI device interface

- Target function supporting PCI local bus specification Rev2.2
- 32 bits/33MHz and 32 bits/66MHz PCI interfaces
- $\bullet~4$  target spaces (BAR1 is used for debugging only. The user cannot use it)

Memory space: 256 Mbytes, 64 Mbytes (BAR2, BAR3)

I/O space: 256 bytes  $\times$  2 (BAR0, BAR1) Contains 32-byte FIFO bidirectionally

## 3.2 Function Description

### 3.2.1 Transfer to PCI Target

### PCI target command

PCI commands received as target are as follows.

Command Type	Code (C/BE[3:0]#)
I/O Read	0010 (2 <sub>H</sub> )
I/O Write	0011 (3 <sub>H</sub> )
Memory Read	0110 (6 <sub>H</sub> )
Memory Write	0111 (7 <sub>H</sub> )
Memory Read Multiple	1100 (C <sub>H</sub> )
Memory Read Line	1110 (E <sub>H</sub> )
Memory Write and Invalidate	1111 (F <sub>H</sub> )
Configuration Read	1010 (A <sub>H</sub> )
Configuration Write	1011 (B <sub>H</sub> )

Byte, word, and dword access is allowed for read/write access. All memory commands are treated as memory read ("0110") or memory write ("0111"). Burst transfer can be performed when memory command is executed. Burst transfer (address lower 2 bits) supports only linear increment ("00"). For other transfers, single transfer is performed. When I/O command or configuration command is executed, only single transfer is performed.

# 3.2.2 Generation of PCI target abort

Target abort is returned in the following cases:

In each case, set Signaled Target Abort (bit27) of the PCI Configuration Status register.

(a) Mismatch of the I/O access address and the byte enable

When the byte indicated by the lower 2 bits of the address phase does not match the byte enable of the data phase, target abort is returned.

#### (b) Address parity error

When address parity error is detected, target abort is returned to the access. At this time, when SERR Enable (bit8) of the PCI Configuration Status register is enabled, SERR# is asserted simultaneously.

# 3.3 PCI Registers

# 3.3.1 PCI Register Address Mapping

The configuration space (256 bytes), I/O space (256 bytes x 2) and memory space (256 Mbytes), 64 Mbytes) are provided as access space from the PCI bus.

Addressing from the PCI is arbitrarily determined by the setting of the Base Address register. Only the configuration space is specified by IDSEL+AD [7:2].

Address Offset	
IDSEL + 00H	
: $IDSEL + FF_H$	Configuration register (256 bytes)
BAR0 + 00h : BAR0 + FF <sub>H</sub>	Internal register (256 bytes) (Base Address 0 PCI I/O Space)
$BAR1 + 00_{H}$ : $BAR1 + FF_{H}$	Internal register (256 bytes) Note: Internal Use Only (Base Address 1 PCI I/O Space)
$\begin{array}{c} BAR2 + 00000000_{H} \\ : \\ BAR2 + FFFFFFF_{H} \end{array}$	BAR2 memory space (256 Mbytes) (Base Address 2 PCI Mem Space)
BAR3 + 0000000h : BAR3+3FFFFFF <sub>H</sub>	BAR3 memory space (64 Mbytes) (Base Address 3 PCI Mem Space)

# 3.3.2 PCI Configuration Register (256 bytes)

Address									
Offset	31 2	4 23	16	15	8	7	0	Write	
00н	De	Device ID Vendor ID							
$04_{ m H}$	S	Status Command							
08 <sub>H</sub>		Class	s Code			Revision	ID	N	
ОСн	BIST (Not Supported)	Latency	Timer	Cache Line (Not Suppo		N			
10 <sub>H</sub>	Bas	e Address 0	for FPCI0	x Internal H	Register(I	BAR0)		Y *1	
14 <sub>H</sub>		Base Add	dress 1 for	I/O Register	r (BAR1)			Y *1	
18 <sub>H</sub>		Base Ad	dress 2 for	Mem Space	(BAR2)			Y *1	
1Сн	Base Address 3 for Mem Space (BAR3)							Y *1	
20 <sub>H</sub>	Base Address4 (Not Supported)							N	
$24_{ m H}$		Base	Address5	(Not Suppor	rted)		¥	N	
28н		Cardbus	s CIS Point	er (Not Sup	ported)			N	
2Сн	Subs	ystem ID		Sı	ubsystem	Vendor ID		N	
$30_{\mathrm{H}}$	1	Expansion R	OM Base	Address (No	t Support	ed)		N	
34н		Rese	erved			Cap_pt:	r	N	
38 <sub>H</sub>			Rese	erved				N	
3Сн	Max_Lat Min_Gnt Interrupt Pin Interrupt Line						Y *2 [7:0]		
40н : FFн	Reserved						N		

The registers in the grayed-out area are the ones that are allowed to be written from the PCI.

<sup>\*1</sup> In the base addresses, only the set address bits can be rewritten. Rewrite of address ranges is not allowed.

<sup>\*2</sup> The set value of this register does not affect the operation of Carmine.

# 3.3.3 PCI Controller Internal Register (256 bytes for PCI)

Address	31 24	23 16	15 8	7 0	Write			
BAR0 + 00 <sub>H</sub>		erved		erved	N			
BAR0 + 04 <sub>H</sub>	Res	erved	Rese	erved	N			
BAR0 + 08H :		Reserved						
BAR0 + 0F <sub>H</sub>								
BAR0 + 10 <sub>H</sub>		Target Acc	ess Address		N			
BAR0 + 14 <sub>H</sub>		Target Cl	ear/Status		Y			
BAR0 + 18 <sub>H</sub> : BAR0 + BF <sub>H</sub>	Reserved							
BAR0 + CO <sub>H</sub>	Res	erved	Rese	erved	N			
BAR0 + C4 <sub>H</sub>		Reserved		Reserved	N			
BAR0 + C8 <sub>H</sub>	Res	erved	Rese	erved	N			
BAR0 + CC <sub>H</sub>	Reserved	Reserved	Rese	erved	N			
BAR0 + D0 <sub>H</sub>	Reserved	Reserved	Reserved	Reserved	N			
BAR0 + D4 <sub>H</sub>		Rese	erved		N			
BAR0 + D8 <sub>H</sub>		Rese	erved		N			
BAR0 + DC <sub>H</sub>		Rese	erved		N			
BAR0 + E0 <sub>H</sub>	Reserved							
BAR0 + E4 <sub>H</sub> : BAR0 + FF <sub>H</sub>	Reserved							

The registers in the grayed-out area are the ones that are allowed to be written from the PCI.

# 3.3.4 PCI Configuration Register Details

# $Vendor\ ID\ register\ (Offset:IDSEL+00{\it H})$

		Description
Bit	15:0	
R/W	R	Vendor ID. This field is used to identify device vendors. FFFF <sub>H</sub> cannot be assigned. FFFF <sub>H</sub> is
Init	10CF <sub>H</sub>	returned when the device is not present

# Device ID register (Offset: IDSEL+02<sub>H</sub>)

		Description
Bit	31:16	
R/W	R	Device ID. This field is used to identify particular devices.
Init	$202\mathrm{B}_{\mathrm{H}}$	

# Command register (Offset: IDSEL+04<sub>H</sub>)

		Description
Bit	0	
R/W	R/W	IO space. Replies to access to I/O space when the value is "1",. Disables reply when the value is "0".
Init	0	
Bit	1	
R/W	R/W	Memory space. Replies to access to memory space when the value is "1",. Disables reply when the value is "0".
Init	0	value is 0.
Bit	2	
R/W	R	Bus Master (Not supported)
Init	0	
Bit	3	
R/W	R	Special Cycles (Not supported)
Init	0	
Bit	4	
R/W	R	Memory Write and Invalidate Enable (Not supported)
Init	0	
Bit	5	
R/W	R	VGA Palette Snoop (Not supported)
Init	0	
Bit	6	D '4 E D WI 41 1 ' "1" DEDD4 ' 4 1 1 1 4 ' 4 ' '
R/W	R/W	Parity Error Response. When the value is "1", PERR# is asserted when data parity error is detected. Disables PERR# reply when the value is "0".
Init	0	accepted. Biological Property Whom the Value is a f
Bit	7	
R/W	R	Reserved
Init	0	
Bit	8	CEDD# Enable When the value is "1" CEDD# is accounted when addressit
R/W	R/W	SERR# Enable. When the value is "1", SERR# is asserted when address parity error is detected. Disables SERR# reply when the value is "0".
Init	0	
Bit	9	
R/W	R	Fast Back-to-Back Enable (Not supported)
Init	0	
Bit	15:10	
R/W	R	Reserved
Init	000000	

# Status register (Offset: IDSEL+06<sub>H</sub>)

		Description					
Bit	18:16						
R/W	R	Reserved					
Init	000						
Bit	19	The Control of the Co					
R/W	R	Interrupt Status. Indicates interrupt status. This bit is set irrespective of the status of Interrupt Disable of the Command register.					
Init	0						
Bit	20						
R/W	R	Capabilities List. The value "1" indicates that the Capabilities register exists.					
Init	0						
Bit	21						
R/W	R	66 MHz Capable. The value "1" indicates that 66 MHz operation can be performed.					
Init	1						
Bit	22						
R/W	R	Reserved					
Init	0						
Bit	23	Fact-bookstarbook Canable The value "1" indicates that it is possible to value to the fact-bookstarbook					
R/W	R	Fast-back-to-back Capable. The value "1" indicates that it is possible to reply to the fast-back-to-battransaction for a different target.					
Init	1						
Bit	24						
R/W	R	Master Data Parity Error (Not supported)					
Init	0						
Bit	26:25	DEVSEL Timing. Indicates timing to assert the DEVSEL#.					
R/W	R	00: Medium Decode					
Init	01	10: Slow Decode					
		11: Reserved Carmine uses Medium Decode ("01").					
Bit	27	Carinine uses medium becode ( 01 ).					
R/W	R/W	Signaled Target Abort. Set "1" to this bit when Carmine ends the transaction by returning a target					
Init	0	abort. Writing "1" to the bit clears the bit.					
Bit	28						
R/W	R	Received Target Abort (Not supported)					
Init	0						
Bit	29						
R/W	R	Received Master Abort (Not supported)					
Init	0						
Bit	30						
R/W	R/W	Signaled System Error. Set "1" to this bit when Carmine asserts SERR#. Writing "1" to the bit					
Init	0	clears the bit.					
Bit	31	Detected Parity Error. Set "1" to this bit when Carmine detects parity error. (The bit is set					
R/W	R/W	irrespective of the status of Parity Error Response of the Command register.) Writing "1" to the bit					
Init	0	clears the bit.					

# Revision ID register (Offset: IDSEL+08<sub>H</sub>)

		Description						
Bit	7:0	D ID						
R/W	R	Revision ID.						
Init	01н							

# Class Code register (Offset: IDSEL+09H)

		Description
Bit	15:8	Downson in Later Company (Coldinary)
R/W	R	Programming Interface. This field is used to identify a programming interface included in class code.
Init	00н	
Bit	23:16	
R/W	R	Sub Class. This field is used to identify a subclass included in class code.
Init	80н	
Bit	31:24	
R/W	R	Base Class. This field is used to identify a base class included in class code.
Init	03н	

# Cache Line Size register (Offset : IDSEL+0 $C_H$ )

	Description		
Bit	7:0		
R/W	R	Cache Line Size (Not supported)	
Init	$00_{\rm H}$		

# Latency Timer register (Offset : $IDSEL+0D_H$ )

		Description
Bit	15:8	
R/W	R	Header Type. (Not supported for multifunction devices)
Init	$00_{\rm H}$	

# Header Type register (Offset: IDSEL+0E<sub>H</sub>)

		Description
Bit	23:16	
R/W	R	BIST. (Not supported.))
Init	00h	

# BIST register (Offset: IDSEL+0F<sub>H</sub>)

	Description		
Bit	31:24		
R/W	R	BIST (Not supported)	
Init	00н		

# $\textit{BaseAddress register0} \ (\textit{Offset : IDSEL+10}_{\textit{H}})$

		Description
Bit	0	
R/W	R	Memory Space Indicator/IO Space Indicator. For Carmine, this bit is fixed for setting I/O space.
Init	1	
Bit	2:1	Memory space: Type
R/W	R	00: Locate anywhere in 32-bit memory address space
Init	00	01: Locate below 1MB memory address space
		10: Locate anywhere in 64-bit memory address space
		11: Reserved
		I/O space: bit 1: Reserved = fixed at "0". Bit 2: BaseAddress = fixed at "0".
Bit	3	Memory space: Prefetchable
R/W	R	The value "1" indicates that BAR0 space is prefetchable*.
Init	0	I/O space: Base Address = fixed at "0".
Bit	31:4	BaseAddress. Base address for internal registers 256 bytes I/O space
R/W	R/W	
Init	-	

# BaseAddress register1 (Offset: IDSEL+14<sub>H</sub>)

		Description
Bit	0	
R/W	R	Memory Space Indicator/IO Space Indicator. For Carmine, this bit is fixed for setting I/O space.
Init	1	
Bit	2:1	Memory space: Type
R/W	R	00: Locate anywhere in 32-bit memory address space
Init	00	01: Locate below 1MB memory address space
		10: Locate anywhere in 64-bit memory address space
		11: Reserved
		I/O space: bit 1 : Reserved = fixed at "0". Bit 2 : BaseAddress = fixed at "0".
Bit	3	Memory space: Prefetchable
R/W	R	The value "1" indicates that BAR1 space is prefetchable*.
Init	0	I/O space: Base Address = fixed at "0".
Bit	31:4	BaseAddress. BAR1 base address
R/W	R/W	256 bytes I/O space
Init	-	200 by too 100 space

<sup>\*</sup> Prefetchable: When the device meets the following conditions, memory space can be marked as "prefetchable".

<sup>(1)</sup> The device returns all bytes at read time irrespective of byte enable.

# BaseAddress Register2 (Offset: IDSEL+18H)

		Description
Bit	0	
R/W	R	Memory Space Indicator/IO Space Indicator. For Carmine, this bit is fixed for setting memory space.
Init	0	
Bit	2:1	Memory space: Type
R/W	R	00: Locate anywhere in 32-bit memory address space
Init	00	01: Locate below 1MB memory address space 10: Locate anywhere in 64-bit memory address space 11: Reserved I/O space: bit 1: Reserved = fixed at "0". Bit 2: BaseAddress = fixed at "0".
Bit	3	Memory space: Prefetchable
R/W	R	The value "1" indicates that BAR2 space is prefetchable*.
Init	1	I/O space: Base Address = fixed at "0".
Bit	31:4	BaseAddress. Base address for BAR2 memory space This field is fixed at "0" or is the value of the register (this depends on the BAR2 Size setting of Config
R/W	R/W	ROM)
Init	-	BAR2 is memory space.

# BaseAddress Register3 (Offset: IDSEL+1C<sub>H</sub>)

		Description
Bit	0	
R/W	R	Memory Space Indicator/IO Space Indicator. For Carmine, this bit is fixed for setting memory space.
Init	0	
Bit	2:1	Memory space: Type
R/W	R	00: Locate anywhere in 32-bit memory address space
Init	00	01: Locate below 1MB memory address space
		10: Locate anywhere in 64-bit memory address space
		11: Reserved
		I/O space: bit 1: Reserved = fixed at "0". Bit 2: BaseAddress = fixed at "0".
Bit	3	Memory space: Prefetchable
R/W	R	The value "1" indicates that BAR3 space is prefetchable*.
Init	1	I/O space: Base Address = fixed at "0".
Bit	31:4	BaseAddress. Base address for BAR3 memory space This field is fixed at "0" or is the value of the register (this depends on the BAR3 Size setting of Config
R/W	R/W	ROM)
Init		BAR3 is memory space.

<sup>\*</sup> Prefetchable: When the device meets the following conditions, memory space can be marked as "prefetchable".

(1) The device returns all bytes at read time irrespective of byte enable.

# Cardbus CIS Pointer register (Offset: IDSEL+28H)

	Description		
Bit	31:0		
R/W	R	Cardbus CIS Pointer (Not supported)	
Init	all0		

# Subsystem Vendor ID register (Offset: IDSEL+2C<sub>H</sub>)

		Description
Bit	15:0	Subsystem Vendor ID. This field is used to identify the vendor of the add-in board or subsystem on
R/W	R/W	which the device is mounted
Init	$00_{\rm H}$	This field cannot be rewritten from the PCI.

# Subsystem ID register (Offset : IDSEL+2 $E_H$ )

		Description
Bit	31:16	
R/W	R/W	Subsystem ID. This field is used to identify the device mounted to the add-in card or subsystem.
Init	00н	This field cannot be rewritten from the PCI.

# Expansion ROM Base Address register (Offset: IDSEL+30<sub>H</sub>)

	Description		
Bit	31:0		
R/W	R	Expansion ROM Base Address (Not supported)	
Init	All0	Expansion ROM Base Address (Not supported)	

# Capabilities Pointer register (Offset: IDSEL+34h)

I		Description			
I	Bit	7:0			
	R/W	R	Capabilities Pointer. This field indicates the offset where the Capabilities register exists, in the specific area of the Configuration register.		
I	Init	00н	specific area of the configuration register.		

# Interrupt Line register (Offset: IDSEL+3CH)

	Description			
Bit	7:0	Interrupt Line. Register for interrupt routing		
R/W	R/W	00 <sub>H</sub> -FE <sub>H</sub> : Number of the interrupt line to which the device is connected		
Init	00н	FF <sub>H</sub> : The interrupt line for the device is not connected to the interrupt controller of the system.		
		The value written to this register does not affect the operation of Carmine.		
		The initialization program writes the value to this field and the device driver and operating system		
		reference the value.		

# Interrupt Pin register (Offset: IDSEL+3D $_{\rm H}$ )

	Description		
Bit	15:8	Interrupt pin. This register is the interrupt pin register.	
R/W	R	00 <sub>H</sub> : The device uses no interrupt pin.	
Init	01н	01 <sub>H</sub> : The device uses the interrupt pin INTA#. 02 <sub>H</sub> : The device uses the interrupt pin INTB#. 03 <sub>H</sub> : The device uses the interrupt pin INTC#. 04 <sub>H</sub> : The device uses the interrupt pin INTD#. 05 <sub>H</sub> ·FF <sub>H</sub> : Reserved.	
		Carmine's PCI interrupt output supports only INTA# (01 <sub>H</sub> ).	

# $Min\_Gnt\ register\ (Offset: IDSEL+3E_H)$

	Description		
Bit	23:16	Min_Gnt. Specify the burst period needed by the device (operation at 33MHz assumed), in	
R/W	R	increments of 250 ns (1/4 µs).	
Init	00н	increments of 250 ns (1/4 $\mu$ s).	

# Max\_Lat register (Offset : IDSEL+3F<sub>H</sub>)

	Description		
Bit	31:24	Max Specify the interval at which the device issues transfer requests to the PCI bus (operation at	
R/W	R	33MHz assumed), in increments of 250 ns (1/4 $\mu$ s).	
Init	00н		

# 3.3.5 PCI controller internal register

Target Access Address register (Offset: BAR0 + 10<sub>H</sub>)

	Description		
Bit	31:0	Target Access Address. Indicates the address of the last received PCI access. When access enters	
R/W	R	the locked state*, use this register to check the address of the last access. And, this register can be	
Init	all0	used to determine whether or not to use Target Clear (bit31) of the Target Clear/Status register to clear the access.	
		Note that when the last access is a read access and is completed normally, an address to which 4h is added is shown because of lookahead.	

# Target Clear/Status register (Offset: BAR0 + 14<sub>H</sub>)

	Description				
Bit	3:0	Target Access Command. Indicates the command for the last received PCI access. When access			
R/W	R	enters the locked state*, use this register to check the command for the last access. And, this register			
Init	$0_{\mathrm{H}}$	can be used to determine whether or not to use Target Clear (bit31) of the Target Clear/Status register to clear the access.			
Bit	7:4				
R/W	R	Reserved			
Init	$0_{\rm H}$				
Bit	11:8	Target Access Byte Enable. Indicates the byte enable for the last received access. When access			
R/W	R	enters the locked state*, use this register to check the byte enable for the last access. And, this			
Init	Он	register can be used to determine whether or not to use Target Clear (bit31) of the Target Clear/Status register to clear the access.			
Bit	15:12				
R/W	R	Reserved			
Init	$0_{\rm H}$				
Bit	23:16				
R/W	R	Target FIFO Data Count. Indicates the number of remaining data in the target FIFO.			
Init 00 <sub>H</sub>					
Bit	30:24				
R/W	R	Reserved			
Init	all0				
Bit	31	Target Clear. Writing "1" to the bit clears the current target access. Clearing access using this bit			
R/W	****	can be used to avoid the locked state*, etc. When access is cleared by this bit, the counter in the PCI			
Init	block and the state machine in the AHB block are cleared. Read to the bit is disabled ("0").				

<sup>\*:</sup> The "locked state" here means the state in which response cannot be made between PCI and the local bus due to something. It does not mean "PCI lock". Target Clear register is for avoiding the locked state, and so do not use it when transfer is performed correctly.

# 4 I<sup>2</sup>C Interface

# 4.1 Overview

This module is a serial interface that supports the Inter IC Bus, and operates as a master/slave device on the  $I^2C$  bus.

Note: Carmine does not support slave mode.

# 4.2 Features

This module has the following features:

Master send/receive

Slave send/receive (not supported)

Arbitration

Clock synchronization

Slave address detection

General call address detection

Transfer direction detection

Repetitive generation and detection of start condition

Bus error detection

Standard mode (max. 100 Kbps) / fast mode (max. 400 Kbps)

# 4.3 Block Diagram

Figure 4.1 shows the block diagram of this module.




Fig. 4.1 Block diagram

# 4.4 Description of the Block Function

### • Start condition/Stop condition detector

Detects start condition and stop condition from the status changes of SDA and SCL.

### • Start condition/Stop condition generator

Changes the statuses of SDA and SCL to generate start condition and stop condition.

### • Arbitration Lost detector

When sending data, compares data output to the SDA line signal and data input from the SDA line signal, to check whether they match. If they do not match, the detector generates Arbitration Lost.

### • Shift clock generator

Counts the generation timing of serial data transfer clock and controls output of SCL clock signal according to the clock control register setting.

### Comparator

Compares whether the received address and the own address specified for the address register are the same, or checks whether the received address is a global address.

### • ADR

A 7-bit register to specify a slave address.

### • DAR

An 8-bit register used for serial data transfer.

### • BSR

An 8-bit register that shows the statuses of the I<sup>2</sup>C bus, and has the following functions:

- Detects repeated start conditions
- Detects Arbitration Lost
- Stores acknowledge bit
- Detects data transfer direction
- Detects addressing
- Detects general call address
- Detects first byte

### • BCR

An 8-bit register that controls the I<sup>2</sup>C bus and interrupt, and has the following functions:

- Interrupt request / Interrupt permission
- Generattion of start condition
- Master/slave selection
- Permission of acknowledge generation

### • CCR

A 7-bit register that sets the clock frequency for serial data transfer.

- Permission of operation
- Setting of serial clock frequency
- Standard mode and fast mode

### • Noise filter

The noise filter consists of a three-stage shift register circuit. When all three values of SCL/SDA input signal sampled continuously are "1s", filter output is "1"; when all three values of SCL/SDA input signal sampled continuously are "0s", filter output is "0"; and when all the 3 values are not "1" or "0", the state of the signal 1 clock before is held.

### • BC2R

Checks the status of the line after the signal passes through the noise filter and to forcibly drive the line "low".

### • CSR

Expands the CS bit in the CCR register.

### • FSR

Specifies the frequency range of the bus clock used.

## 4.5 Operation Description

The I<sup>2</sup>C bus performs communication using two bidirectional bus lines: One serial data line (SDA) and one serial clock line (SCL). This module has the SDA input (SDAI) and SDA output (SDAO) that are for the SDA line, and is connected to the SDA line via an open drain I/O cell. This module also has the SCL input (SCLI) and SCL output (SCLO) that are for the SCL line, and is connected to the SCL line via the open drain I/O cell. This module is connected to the SDA line and SCL line by wired logic.

### 4.5.1 Start condition

When "1" is written to the MSS bit with the bus opened (BB=0), this module enters master mode, and at the same time, generates a start condition. In master mode, even when the bus is in use (BB=1), writing "1" to the SCC bit generates a start condition again.

A start condition is generated under the following two conditions:


- (i) Writing "1" to the MSS bit with the bus not used (MSS=0 & BB=0 & INT=0 & AL=0).
- (ii) Writing "1" to the SCC bit with an interrupt occurred in bus master mode (MSS=1 & BB=1 & INT=1 & AL=0).

When "1" is written to the MSS bit during the idle state, the AL bit is set to "1".

In cases other than above (i) and (ii), writing "1" to the MSS bit and SCC bit respectively is ignored.

Start condition on the I2C bus

Start condition means that the SDA line changes from "1" to "0" with the SCL line being "1".



### 4.5.2 Stop condition

In master mode (MSS=1), writing "0" to the MSS bit generates a stop condition, which causes the module to become a slave.


A stop condition is generated under the following condition:

(i) Writing "0" to the MSS bit with an interrupt occurred in bus master mode (MSS=1 & BB=1 & INT=1 & AL=0).

In a state other than above, writing "0" to the MSS bit is ignored.

Stop condition on the I2C bus

Stop condition means that the SDA line changes from "0" to "1" with the SCL line being "1".




### 4.5.3 Addressing

In master mode, after a start condition has been generated, BB and TRX are set to 1 respectively, the data of the DAR register is output from the MSB. When an acknowledge is received from the slave after address data is sent, bit 0 of send data (bit 0 of the sent DAR register) is inverted and stored in the TRX bit.

### Transfer format of slave address

The transfer format of slave address is shown below.



### Slave address map


The slave address map is shown below.

Slave address	R/W	Description	
0000 000	0	General call address	
0000 000		Start byte	
0000 001	X	CBUS address	
0000 010	X	Reserved	
0000 011	X	Reserved	
0000 1XX	X	Keserved	
0001 XXX to 1110 XXX	X	Available slave addresses	
1111 0XX	X	10-bit slave address*	
1111 1XX	X	Reserved	

<sup>\*1:</sup> This module does not support 10-bit slave address.

### 4.5.4 Adjustment of SCL synchronization

When multiple I<sup>2</sup>C devices become master devices almost at the same time and drives the SCL line, each I<sup>2</sup>C device senses the status of the SCL line and automatically adjusts the driving timing of the SCL line according to the timing of the slower device.



### 4.5.5 Arbitration


Arbitration occurs when one master and another master are sending data simultaneously. When a master's send data is "1" and data on the SDA line is "0", the master assumes that it has lost the arbitration and then sets 1 to AL.

Also, when the master tries to generate a start condition when another master is using the bus, the former master assumes that it has lost the arbitration and then sets 1 to AL.

Also, even when one master checks that the bus is not used and writes 1 to MSS, one master assumes that it has lost the arbitration and then sets 1 to AL when one master detects a start condition generated by another master before one master generates a start condition.

When "1" is set to the AL bit, MSS and TRX are set to "0s" respectively, which causes slave receive mode.

The master stops driving the SDA line at the point when the master loses the arbitration (the right to use the bus). However, the master does not stop driving the SCL line until 1-byte transfer ends and the interrupt is cleared.




### 4.5.6 Acknowledge/Negative Acknowledge

The value of the 9th bit shows Acknowledge (ACK)/negative acknowledge (NACK). When the value of the 9th bit is "0", it shows ACK; when the value of the 9th bit is "1", it shows NACK.

ACK/NACK is sent to the sending side by the receiving side. When receiving data, the ACK/NACK is stored in the LRB bit.


When the slave does not receive ACK (or it receives NACK) from the master (the receiving side) when the slave sends data, TRX is set to 0 and enters slave receive mode. By this, the master can generate a stop condition when the slave opens the SCL line.




### 4.5.7 Bus Error

When the following conditions are met, this module assumes that a bus error has occurred, and enters stopped state.


- (1) Violation of the regulations on the I<sup>2</sup>C bus is detected during data transfer (including ACK bit).
- (2) Stop condition is detected in master mode.
- (3) Violation of the regulations on the I<sup>2</sup>C bus in bus idle mode is detected.




# 4.5.8 Initialization




# 4.5.9 1-byte Transfer from Master to Slave



# 4.5.10 1-byte Transfer from Slave to Master



# 4.5.11 Return after a bus error



# 4.5.12 Interrupt Processing and Wait Request to the Master Device

While the INT flag of the BCR register is "H" (while CPU is processing the interrupt generated by the module), the SCLO output is set to "L". While the slave sets the SCL line to "L", the master cannot generate the next transfer clock, and so the slave requests the master to wait.

### 4.6 Cautions

#### 4.6.1 10-bit Slave Address

This module does not support 10-bit slave address. Do not specify slave addresses 78<sub>H</sub>-7B<sub>H</sub> for this module. If specified incorrectly, ACK is returned when receiving 1byte, but normal transfer cannot be performed.

### 4.6.2 Conflict among SCC, MSS and INT Bits

When write is performed to the SCC, MSS and INT bits simultaneouly, a conflict occurs with next byte transfer, generation of start condition, and generation of stop condition. Priority at this time is as follows:

- (1) Priority between next byte transfer and generation of stop condition

  When "0" is written to the INT bit and "0" is written to the MSS bit, writing to the MSS bit takes precedence over the writing to the INT bit, causing a stop condition.
- (2) Priority between next byte transfer and generation of start condition

  When "0" is written to the INT bit and "1" is written to the SCC bit, the writing to the SCC bit takes precedence over the writing to the INT, causing a start condition.
- (3) Priority between generations of start condition and stop condition

  It is prohibited to simultaneously write "1" to the SCC bit and "0" to the MSS bit.

### 4.6.3 Setting of Serial Transfer Clock

When the rising delay of the SCL pin is large or when the slave device expands the clock, the frequency may be smaller than the set value (the calculated value) due to the overhead.

### 4.6.4 Restriction on Sending of Global Call Address When Multimaster Uses I<sup>2</sup>C Bus

When using this module as a multimaster, the following usage is prohibited: this module and another master sends a global call address simultaneously, and arbitration is lost in this module at the second byte and later.

This restriction does not apply to the following:

- To use this module in a single-master environment.
- To use this module in a multimaster environment. However, in this case, this module does not use the sending of a general call address.
- To use this module in a multimaster environment. However, in this case, but module other than this module does not use the sending of a general call address.
- To use this module in a multimaster environment and another master and this module send a global call address simultaneously. However, in this case, <u>arbitration is not lost in this module at the second byte and later\*</u>.
  - \*: Arbitration is lost in the larger size of send data. Therefore, data value in the second byte and later must always be smaller than that in other masters.

# 4.7 Register Configuration

# 4.7.1 Register list

Offset Address	Register Name	Description
0x0050_0000	BSR	Bus status register
0x0050_0004	BCR	Bus control register
0x0050_0008	CCR	Clock control register
$0 \text{x} 0 0 5 0\_0 0 0 \text{C}$	ADR	Address register
0x0050_0010	DAR	Data register
0x0050_0014	CSR	CS extension register
0x0050_0018	FSR	FS register
0x0050_001C	BC2R	Bus control 2 register

## 4.7.2 Register Description

## Bus status register (BSR)

Address	Base Addre	Base Address+0000						
Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	BB	RSC	AL	LRB	TRX	AAS	GCA	FBT
Initial	L	L	L	L	L	L	L	L

All bits of this register are cleared while the EN bit of CCR is "0".

## [Bit7: BB (bus busy)]

Indicates the state of the I<sup>2</sup>C bus.

BB	State	
0	Detected a stop condition.	
1	Detected a start condition (the bus is in use).	

## [Bit6: RSC (Repeated Start Condition)]

Detects repeated start conditions.

RSC	State			
0	Does not detect repeated start conditions.			
1	Detected a start condition again when the bus was in use.			

When "0" is written to the INT bit and I<sup>2</sup>C device is not recognized in slave mode, this bit is cleared by detecting a start condition or a stop condition with the bus being stopped.

### [Bit5: AL (Arbitration Lost)]

Detects Arbitration Lost.

AL	State
0	Arbitration Lost is not detected.
1	Arbitration Lost is detected when the master is sending data, or "1" is written to the MSS bit when another system is using the bus.

Writing "0" to the INT bit clears this bit.

### [Restriction]

The following is prohibited:

To use this module in a multimaster environment and another master and this module send a global call address simultaneously and, arbitration is lost in this module at the second byte and later.

### [Bit4: LRB (LAST Recieved Bit)]

Stores the 9th bit of data indicating ACK/ NACK.

LRB	State
0	Detected ACK.
1	Detected NACK.

This bit is cleared when a start condition or stop condition is detected.

## [Bit3: TRX (Transfer/Recieve)]

Indicates the send/receive status of data transfer.

TRX	State
0	Send status
1	Receive status

### [Bit2: AAS (Address As Slave)]

Detects addressing.

	AAS	State
Ī	0	No addressing is performed in slave mode.
ſ	1	Addressing is performed in slave mode.

This bit is cleared when a start condition or stop condition is detected.

### [Bit1: GCA (General Call Address)]

Detects a general call address (00H).

GCA	State
0	Does not receive general call address in slave mode.
1	Received general call address in slave mode.

This bit is cleared when a start condition or stop condition is detected.

## [Bit0: FBT (First Byte Transfer)]

Detects the 1st byte.

FBT	State
0	The receive data is other than the 1st byte.
1	The receive data is the 1st byte (address data).

Even when this bit is set to "1" by detecting a start condition, this bit is cleared when "0" is written to the INT bit or no addressing is performed in slave mode.

## Bus control register (BCR)

Address	Base Address+0004							
Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	BER	BEIE	SCC	MSS	ACK	GCAA	INTE	INT
Initial	L	L	L	L	L	L	L	L

Bits of this register other than bit7 and bit6 are cleared while the EN bit of the CCR register is "0".

### [Bit7: BER (Bus ERror)]

This bit is a bus error interrupt request flag bit.

At write time

BER	State	
0	Clears bus error interrupt request flag.	
1	Not applicable	

### At read time

BER	State
0	Bus error is not detected.
1	Detected an invalid start or stop condition during data transfer.

When this bit is set, the EN bit of the CCR register is cleared, this module is stopped, and data transfer is suspended.

## [Bit6: BEIE (Bus Error Interrupt Enable)]

This bit is a bus error interrupt enable bit.

At read/write time

BEIE	State
0	Bus error interrupt is disabled.
1	Bus error interrupt is enabled.

When this bit is "1", an interrupt is generated if the BER bit is "1".

## [Bit5: SCC (Start Condition Continue)]

Generates a start condition.

At write time

	SCC	State
Á	0	Not applicable
∢	1	Generates start condition again when the master transfers data.

This bit is automatically cleared after set to "1".

### [Bit4: MSS (Master Slave Select)]

Selects master or slave.

At write time

	MSS	State
ſ	0	Generates a start condition to enter slave mode after data transfer ends.
Ī	1	Enters master mode to generate a start condition and starts data transfer.

This bit is cleared when arbitration is lost during data sending by the master, entering slave mode.

### [Restriction]

The following is prohibited:

To use this module in a multimaster environment, another master and this module send a general call address simultaneously, and arbitration is lost in this module at the second byte and later.

## [Bit3: ACK (ACKnowledge)

Enables generation of ACK when data is received.

At read/write time

ACK	State				
0	Does not generate ACK.				
1	Generates ACK.				

This bit is disabled when address data is received in slave mode.

## [Bit2: GCAA (General Call Address Acknowledge)]

Enables generation of ACK when a general call address is received.

At read/write time

GCAA	State
0	Does not generate ACK
1	Generates ACK.

## [Bit1: INTE (INTerrupt Enable)]

Enables interrupt.

At read/write time

INTE	State
0	Interrupt is disabled.
1	Interrupt is enabled.

When this bit is "1", an interrupt is generated if the INT bit is "1".

## [Bit0: INT (INTerrupt)]

This bit is a transfer end interrupt request flag bit.

### At write time

INT	State
0	The transfer end interrupt request flag is cleared.
1	Not applicable

## At read time

INT	State
0	Transfer does not end.
1	"1" is set when this module meets one of the following conditions when 1 byte transfer including the ACK bit ends:  This module is a bus master.  This module is an addressed slave.  This module receives a general call address (this is only when GCAA="1").  Arbitration is lost in this module (this is only when the bus is acquired).  This module tries to generate a start condition when another system is using the bus.

When this bit is "1", the SCL line keeps "Low". Writing "0" to this bit clears this bit, opening the SCL line to transfer the next byte. In addition, when a start condition or stop condition is generated in master mode, this bit is reset to "0".

Conflict among SCC, MSS and INT bits

When write is performed to the SCC, MSS and INT bits simultaneouly, a conflict occurs with next byte transfer, generation of start condition, and generation of stop condition. Priority at this time is as follows:

(1) Priority between next byte transfer and generation of stop condition

When "0" is written to the INT bit and "0" is written to the MSS bit, writing to the MSS bit takes precedence over the writing to the INT bit, causing a stop condition.

(2) Priority between next byte transfer and generation of start condition

When "0" is written to the INT bit and "1" is written to the SCC bit, the writing to the SCC bit takes precedence over the writing to the INT, causing a start condition.

(3) Priority between generations of a start condition and a stop condition

It is prohibited to simultaneously write "1" to the SCC bit and "0" to the MSS bit.

### Clock control register (CCR)

Address				Base Add	ress+0008			
Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	-	HSM	EN	CS4	CS3	CS2	CS1	CS0
Initial	-	L	L	-	AF		-	-

### [Bit7: unused]

At read time, this bit is always "1".

### [Bit6: HSM (High Speed Mode)]

Sets standard/fast mode.

At read/write time

HSM	Status
0	Standard mode
1	Fast mode

## [Bit5: EN (ENable)]

Enables operation.

At read/write time

EN	Status
0	Operation is disabled.
1	Operation is enabled.

When this bit is "0", each bit of the BSR and BCR registers (except the BER and BEIE bits) are cleared. Writing "1" to the BER bit clears this EN bit.

### [Bit4-0: CS4 to 0 (Clock Period Select 4 to 0)]

Sets the frequency of serial transfer clock.

Setting the CSR register allows extension of the upper limit of the bus clock frequency.

(For details, see the description of the CSR register.)

When not using the CSR register (or when using the CSR register in the initial state as it is), the frequency (fscl) of serial transfer clock is as shown on the next page.

In master operation mode, set fscl not to exceed the following values:

Standard mode: 100 kHz

Fast mode: 400 kHz

Module system clock (φ) varies with the setting of the Clock Generator register (CCntBaseAddress+08<sub>H</sub>). Use the module system clock within the following range.

When the module system clock is less than the range, transfer at the maximum transfer rate is not guaranteed.

When using the module system clock exceeding the range, set the extension register (CSR).

Master operation mode: 14 MHz to 18 MHz

Slave operation mode: 14 MHz to 18 MHz

Standard mode

fscl 
$$=$$
  $\phi$   $(2 \times m) + 2$ 

φ: Module system clock

Fast mode

fscl 
$$=$$
  $\frac{\phi}{\operatorname{int}(1.5 \times m) + 2}$ 

φ: Module system clock

Regarding the value of int(), round off digits after the decimal point.

## [Note]

The "+ 2" cycles is the minimum overhead to check that the output level of the SCL pin changed.

When the rising delay of the SCL pin is large or when the slave device expands the clock, the value may be greater than this "+2" value.

The "m" value for each CS4 to 0 value is as shown on the next page.

CS4	CS3	CS2	CS1	CS0	M		
C54	CSS	CSZ	CSI	CSU	Standard mode	Fast mode	
0	0	0	0	0	65	Setting is disabled.	
0	0	0	0	1	66	Setting is disabled.	
0	0	0	1	0	67	Setting is disabled.	
0	0	0	1	1	68	Setting is disabled.	
0	0	1	0	0	69	Setting is disabled.	
0	0	1	0	1	70	Setting is disabled.	
0	0	1	1	0	71	Setting is disabled.	
0	0	1	1	1	72	Setting is disabled.	
0	1	0	0	0	73	9	
0	1	0	0	1	74	10	
0	1	0	1	0	75	11	
0	1	0	1	1	76	12	
0	1	1	0	0	77	13	
0	1	1	0	1	78	14	
0	1	1	1	0	79	15	
0	1	1	1	1	80	16	
1	0	0	0	0	81	17	
1	0	0	0	1	82	18	
1	0	0	1	0	83	19	
1	0	0	1	1	84	20	
1	0		0	0	85	21	
1	0	1	0	1	86	22	
1	0	1	1	0	87	23	
1	0	1	T	1	88	24	
1	1	0	0	0	89	25	
1	1	0	0	1	90	26	
1	1	0	1	0	91	27	
1	1	0	1	1	92	28	
1	1	1	0	0	93	29	
1	1	1	0	1	94	30	
1	1	1	1	0	95	31	
1	1	1	1	1	96	32	

## Address register (ADR)

Address	Base Address+000C							
Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	-	A6	A5	A4	A3	A2	A1	A0
Initial	-	-	-	-	-	-	-	-

[Bit7: unused]

At read time, this bit is always "1".

## [Bit6 to 0: A6 to 0 (Address 6 to 0)]

Stores a slave address.

In slave mode, this register is compared with the DAR register after receiving address data. When they match, this register sends ACK to the master.

## Data register (DAR)

Address	Base Addre	Base Address+0010						
Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	D7	D6	D5	D4	D3	D2	D1	D0
Initial	-	-	-	• 📤			-	-

### [Bit7 to 0: D7 to 0(Data 7 to 0)]

Stores serial data.

This is a data register used to perform a serial transfer, and its data is transferred from MSB. When it receives data (TRX=0), data output is "1".

The write side of this register has a double buffer; when the bus is in use (BB=1), write data is loaded to the serial transfer register at the time of transferring each byte. At read time, it reads the serial transfer register directly, and so receive data is valid only when "1" is set to the INT bit.

## Bus control 2 register (BC2R)

Address	Base Address+0014							
Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	-	-	SDAS	SCLS			SDAL	SCLL
Initial	-	-	0	-	-	-	L	L

## [Bit7, 6: unused]

At read time, this bit field is always "00".

### [Bit5: SDAS (SDA Status)]

Indicates the SDA line signal level after the signal passes through the noise filter.

Only read is enabled.

SDAS	State	
0	SDA line is "0".	
1	SDA line is "1".	

## [Bit4: SCLS (SCL Status)]

Indicates the SCL line signal level after the signal passes through the noise filter.

Only read is enabled.

SCLS	State
0	SCL line is "0".
1	SCL line is "1".

## [Bit3, 2: unused]

At read time, this bit field is always "00".

### [Bit1: SDAL (SDA Low drive)]

Forcibly sets the SDAO output to "L".

This bit can be read/written.

SDAL	State
0	The SDAL output operates normally.
1	Forcibly sets the SDAL output to "L".

## [Bit0: SCLL (SCL Low drive)]

Forcibly sets the SCLO output to "L".

This bit can be read/written.

SCLL	State
0	The SCLO output operates normally.
1	Forcibly sets the SCLO output to "L".

### CS extension register (CSR)

Address	Base Addre	Base Address+0018						
Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	TST1	TST0	CS10	CS9	CS8	CS7	CS6	CS5
Initial	L	L	L	L	L	L	L	L

## [Bit7, 6: TST1, TST0]

TST1,TST0	State
00	Normal mode
Other than 00	Test mode

## [Bit5 to 0: CS10 to 5(Clock Period Select 10 to 5)]

This bit field is used to extend the upper limit of the used bus clock frequency by extending CS4 to 0 of the CCR register.

The initial value of CS10 to 5 is "000000"; Setting a value other than "000000" to this field allows the mode change to frequency upper limit extension mode.

CS10 to 5	Status
000000	Upper limit of the bus clock frequency is not extended (only CS4 to 0 is used).
Other than "000000"	Upper limit of the bus clock frequency is extended.

In master operation mode, set fscl not to exceed the following values::

Standard mode: 100 KHz

Fast mode: 400 KHz

Use the module system clock within the following range.

When the module system clock is less than the range, transfer at the maximum transfer rate is not guaranteed.

When using the module system clock exceeding the range, operation is not guaranteed.

In master operation mode: 14 MHz to 66 MHz

In slave operation mode: 14 MHz to 66 MHz

Standard mode

fscl =  $\phi$   $\phi$ : Module system clock m: CS10 to 0 value + 1

Set fscl not to exceed the following values:

Standard mode: 100 KHz

Fast mode: 400 KHz

Fast mode

fscl 
$$=$$
  $\phi$   $\phi$ : Module system clock m: CS10 to 0 value + 1

Regarding the value of int(), round off digits after the decimal point.

## [Note]

The "+ 2" cycles is the minimum overhead to check that the output level of the SCL pin changed. When the rising delay of the SCL pin is large or when the slave device expands the clock, the value may be greater than this "+2" value.

The "m" value when the CS extension register is used is "CS10 to 0 value + 1".

## Bus clock frequency register (FSR)

Address		Base Address+001C						
Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	-	-	-	-	FS3	FS2	FS1	FS0
Initial	-	-	-	-	L	L	L	Н

[Bit7 to 4: unused]

At read time, this bit field is always "0000".

## [Bit3 to 0: FS3 to 0(Bus Clock Frequency Select 3 to 0)]

This bit field selects the bus clock frequency used. When this register is set, characteristics of the noise filter, etc. are set. Standard set values are show in the table below. If necessary, adjust them depending on the characteristic of the  $I^2C$  buffer used and the noise condition on the  $I^2C$  bus.

FS3	FS2	FS1	FS0	Frequency [MHz]					
0	0	0	0	Setting is disabled.					
0	0	0	1	14 to less than 20					
0	0	1	0	20 to less than 40					
0	0	1	1	40 to less than 60					
0	1	0	0	60 to less than 80					
0	1	0	1	80 to less than 100					
0	1	1	0	100 to less than 120					
0	1	1	1	120 to less than 140					
1	0	0	0	140 to less than 160					
1	0	0	1	160 to less than 180					
1	0	1	0	180 to less than 200					
1	0	1	1	200 to less than 220					
1	1	0	0						
1	1	0	1	_					
1	1	1	0	_					
1	1	1	1	_					

## 5 CARMINE CONTROL

## 5.1 Interrupt

Carmine has a function to report interrupt information from inside it to the outside.

It detects rising edge of the INT signal (level output) output from the each internal module and stores the rising edge in the Status register, and at the same time, outputs the logical sum (OR) of all INT information of the register to the external pin (XINT).

However, INT signal masked by the INT Mask register is not written to the Status register. The XINT signal is asynchronous to the PCLK clock.

## 5.1.1 Block Diagram




Fig. 5.1 Block diagram

## 5.2 Reset Sequence

The CCNT module controls the following types of reset shown in *Table 5.1 "Reset table"*. All resets in this chip are asynchronous resets.

Table 5.1 Reset table

	PCI	CLK GEN	CCNT	AHB	CAP0	CAP1	DSP0	DSP1	WB	2D/3D	MEC	I <sup>2</sup> C	AXI	AHB2 AXI	MBUS 2AXI	AHB2 HBUS	AHB2 APB
XRST																	
PLL RESET	×	€	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×
Soft Reset ALL	×	×	×	×		0		0		0		o <del>(</del>					
Module Soft Reset	×	×	×	×	₩	€	*	₩	₩	8	*	&B	8	*	*	₩	₩

<sup>☐:</sup> Simultaneous reset, ⊕: Individual reset, ×: Reset not supported

This chip has a function to mask reset not to output unnecessary reset signal at test time.

## 5.3 Carmine Control Registers

### 5.3.1 Register List

Base Address	Register Name	Description
0x0040_0000	Status register	Status register
0x0040_0004	INT Mask	INT Mask register
0x0040_0008	Clock Generator	Clock Generator register
0x0040_000C	Clock Enable	Clock Enable register
0x0040_0010	Software reset	Chip Software reset register

### 5.3.2 Register Details

## STATUS register

Address	Base A	ddress +	0000													
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			Reserved			INT26	INT25	INT24	INT23	INT22	Reserved	INT20	INT19	INT18	INT17	INT16
R/W		R					R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial	0					0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INT15	INT14	INT13	INT12	INT11	INT10	Reserved	INT8	INT7	INT6	Reserved	INT4	INT3	INT2	INT1	INT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### Bit 0 INTO (CAPTUREO)

Indicates the state of a vertical synchronization interrupt of CAPTUREO.

Writing "1" to this bit clears INT information to "0".

This bit is fixed at "0" when "0" is set to bit  $\overline{0}$  of the INT Mask register (INIT0 Mask).

0: Interrupt not occurred (initial value).

1: Interrupt occurred.

### Bit 1 INT1 (CAPTURE1)

Indicates the state of a vertical synchronization interrupt of CAPTURE1.

Writing "1" to this bit clears INT information to "0".

This bit is fixed at "0" when "0" is set to bit 1 of the INT Mask register (INIT1 Mask).

0: Interrupt not occurred (initial value).

1: Interrupt occurred.

### Bit 2 INT2 (DISPLAY0-0)

Indicates the state of a vertical synchronization interrupt of DISPLAY0.

Writing "1" to this bit clears INT information to "0".

This bit is fixed at "0" when "0" is set to bit 2 of the INT Mask register (INIT2 Mask).

0: Interrupt not occurred (initial value).

1: Interrupt occurred.

### Bit 3 INT3 (DISPLAY0-1)

Indicates the state of a frame synchronization interrupt of DISPLAYO.

Writing "1" to this bit clears INT information to "0".

This bit is fixed at "0" when "0" is set to bit 3 of the INT Mask register (INIT3 Mask).

Interrupt not occurred (initial value).

Interrupt occurred.

#### Bit 4 INT4 (DISPLAY0-2)

Indicates the state of an external synchronization error of DISPLAYO.

Writing "1" to this bit clears INT information to "0".

This bit is fixed at "0" when "0" is set to bit 4 of the INT Mask register (INIT4 Mask).

0: Interrupt not occurred (initial value).

1: Interrupt occurred.

#### Bit 5 Reserved

#### Bit 6 INT6 (DISPLAY1-0)

Indicates the state of a vertical synchronization interrupt of DISPLAY1.

Writing "1" to this bit clears INT information to "0".

This bit is fixed at "0" when "0" is set to bit 6 of the INT Mask register (INIT6 Mask).

0: Interrupt not occurred (initial value).

1: Interrupt occurred.

#### Bit 7 INT7 (DISPLAY1-1)

Indicates the state of a vertical synchronization interrupt of DISPLAY1.

Writing "1" to this bit clears INT information to "0".

This bit is fixed at "0" when "0" is set to bit 7 of the INT Mask register (INIT7 Mask).

0: Interrupt not occurred (initial value).

1: Interrupt occurred.

#### Bit 8 INT8 (DISPLAY1-2)

Indicates the state of an external synchronization error of DISPLAY1.

Writing "1" to this bit clears INT information to "0".

This bit is fixed at "0" when "0" is set to bit 8 of the INT Mask register (INIT8 Mask).

0: Interrupt not occurred (initial value).

1: Interrupt occurred.

#### Bit 9 Reserved

### Bit 10 INT10 (WRITE BACK)

Indicates the state of end interrupt of write back operation.

Writing "1" to this bit clears INT information to "0".

This bit is fixed at "0" when "0" is set to bit 10 of the INT Mask register (INIT10 Mask).

0: Interrupt not occurred (initial value).

1: Interrupt occurred.

### Bit 11 INT11 (2D/3D GRAPHIC)

Indicates the state of end interrupt of drawing command.

Writing "1" to this bit clears INT information to "0".

This bit is fixed at "0" when "0" is set to bit 11 of the INT Mask register (INIT11 Mask).

0: Interrupt not occurred (initial value).

Interrupt occurred.

#### Bit 12 INT12 (2D/3D GRAPHIC ERROR)

Indicates the state of error interrupt of drawing command.

Writing "1" to this bit clears INT information to "0".

This bit is fixed at "0" when "0" is set to bit 12 of the INT Mask register (INIT12 Mask).

0: Interrupt not occurred (initial value).

1: Interrupt occurred.

#### Bit 13 INT13 (DRAM CONTROLLER)

Indicates the state of error interrupt of DRAM controller.

Writing "1" to this bit clears INT information to "0".

This bit is fixed at "0" when "0" is set to bit 13 of the INT Mask register (INIT13 Mask).

Interrupt not occurred (initial value).

1: Interrupt occurred.

#### Bit 14 INT14 (I<sup>2</sup>C)

Indicates that an I2C interrupt occurs.

Writing "1" to this bit clears INT information to "0".

This bit is fixed at "0" when "0" is set to bit 14 of the INT Mask register (INIT14 Mask).

0: Interrupt not occurred (initial value).

1: Interrupt occurred.

#### Bit 15 INT15 (MBUS2AXI READ ERROR)

Indicates the protocol error of internal bus (for debugging).

Writing "1" to this bit clears INT information to "0".

This bit is fixed at "0" when "0" is set to bit 15 of the INT Mask register (INIT15 Mask).

Interrupt not occurred (initial value).

Interrupt occurred.

#### Bit 16 INT16 (MBUS2AXI WRITE ERROR)

Indicates the protocol error of internal bus (for debugging).

Writing "1" to this bit clears INT information to "0".

This bit is fixed at "0" when "0" is set to bit 16 of the INT Mask register (INIT16 Mask).

0: Interrupt not occurred (initial value).

1: Interrupt occurred.

### Bit 17 INT17 (AHB2AXI READ ERROR)

Indicates the protocol error of internal bus (for debugging).

Writing "1" to this bit clears INT information to "0".

This bit is fixed at "0" when "0" is set to bit 17 of the INT Mask register (INIT17 Mask).

Interrupt not occurred (initial value).

Interrupt occurred.

### Bit 18 INT18 (AHB2AXI WRITE ERROR)

Indicates the protocol error of internal bus (for debugging).

Writing "1" to this bit clears INT information to "0".

This bit is fixed at "0" when "0" is set to bit 18 of the INT Mask register (INIT18 Mask).

Interrupt not occurred (initial value).

1: Interrupt occurred.

#### Bit 19 INT19 (AHB2HBUS ERROR)

Indicates the protocol error of internal bus (for debugging).

Writing "1" to this bit clears INT information to "0".

This bit is fixed at "0" when "0" is set to bit 19 of the INT Mask register (INIT19 Mask).

Interrupt not occurred (initial value).

1: Interrupt occurred.

### Bit 20 INT20 (PCI2AHB ERROR)

Indicates the protocol error of internal bus (for debugging).

Writing "1" to this bit clears INT information to "0".

This bit is fixed at "0" when "0" is set to bit 20 of the INT Mask register (INIT20 Mask).

0: Interrupt not occurred (initial value).

Interrupt occurred.

#### Bit 21 Reserved

#### Bit 22 INT22 (PLL-U n Lock)

Indicates that PLL is unlocked during operation of PLL.

Writing "1" to this bit clears INT information to "0".

This bit is fixed at "0" when "0" is set to bit 22 of the INT Mask register (INIT22 Mask).

0: Interrupt not occurred (initial value).

1: Interrupt occurred.

#### Bit 23 INT23 (DLL – UnLock1)

Indicates that DLL1 is unlocked during operation of DLL1.

Writing "1" to this bit clears INT information to "0".

This bit is fixed at "0" when "0" is set to bit 23 of the INT Mask register (INIT23 Mask).

Interrupt not occurred (initial value).

1: Interrupt occurred.

#### Bit 24 INT24 (DLL – ALM\_1)

Indicates that the operation of DLL for MDQSs (3 to 0) is abnormal.

Writing "1" to this bit clears INT information to "0".

This bit is fixed at "0" when "0" is set to bit 24 of the INT Mask register (INIT24 Mask).

0: Interrupt not occurred (initial value).

1: Interrupt occurred.

### Bit 25 INT25 (DLL – UnLock2)

Indicates that DLL2 is unlocked during operation of DLL2.

Writing "1" to this bit clears INT information to "0".

This bit is fixed at "0" when "0" is set to bit 25 of the INT Mask register (INIT25 Mask).

0: Interrupt not occurred (initial value).

1: Interrupt occurred.

### Bit 26 INT26 (DLL - ALM\_2)

Indicates that the operation of DLL for MDQSs (7 to 4 ) is abnormal.

Writing "1" to this bit clears INT information to "0".

This bit is fixed at "0" when "0" is set to bit 26 of the INT Mask register (INIT26 Mask).

0: Interrupt not occurred (initial value).

1: Interrupt occurred.

## INT Mask register

Address	Base A	ldress +	0004													
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			Reserve			INT26 Mask	INT25 Mask	INT24 Mask	INT23 Mask	INT22 Mask	INT21 Mask	INT20 Mask	INT19 Mask	INT18 Mask	INT17 Mask	INT16 Mask
R/W		R/W					R/W									
Initial		0				0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INT15	INT14	INT13	INT12	INT11	INT10	INT9	INT8	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INT0
Name	Mask	Mask	Mask	Mask	Mask	Mask	Mask	Mask	Mask	Mask	Mask	Mask	Mask	Mask	Mask	Mask
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit 0 INTO Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

1: Enables INTO.

Bit 1 INT1 Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

1: Enables INT1.

Bit 2 INT2 Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

1: Enables INT2.

Bit 3 INT3 Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

1: Enables INT3.

Bit 4 INT4 Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

1: Enables INT4.

Bit 5 INT5 Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

1: Enables INT5.

Bit 6 INT6 Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

1: Enables INT6.

Bit 7 INT7 Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

1: Enables INT7.

Bit 8 INT8 Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

1: Enables INT8.

Bit 9 INT9 Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

1: Enables INT9.

Bit 10 INT10 Mask

Writing "1" to this bit enables INT information.

Mask ON (initial value).

1: Enables INT10.

Bit 11 INT11 Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

1: Enables INT11.

Bit 12 INT12 Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

1: Enables INT12.

Bit 13 INT13 Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

1: Enables INT13.

Bit 14 INT14 Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

1: Enables INT14.

Bit 15 INT15 Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

1: Enables INT15.

Bit 16 INT16 Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

1: Enables INT16.

Bit 17 INT17 Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

1: Enables INT17.

Bit 18 INT18 Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

1: Enables INT18.

Bit 19 INT19 Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

1: Enables INT19.

Bit 20 INT20 Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

1: Enables INT20.

Bit 21 INT21 Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

Enables INT21.

Bit 22 INT22 Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

1: Enables INT22.

Bit 23 INT23 Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

1: Enables INT23.

Bit 24 INT24 Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

1: Enables INT24.

Bit 25 INT25 Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

1: Enables INT25.

Bit 26 INT26 Mask

Writing "1" to this bit enables INT information.

0: Mask ON (initial value).

1: Enables INT26.

## ${\it Clock\ Generator\ register}$

Address	Base Ad	Base Address + 0008									
Bit	7	7 6 5 4 3 2 1 0									
Name		$\begin{array}{ccc} & & \text{CKGEN} \\ \text{Reserve} & & 1 & 0 \end{array}$									
R/W		R R/W R/W									
Initial		0 0 0									

Bit [1:0] CKGEN1, 0

Sets a clock frequency division in the CKGEN block.

The value of this register (CKGEN[1:0]) is output as it is as o\_CLKDIV [1:0].

	533 MHz	266 MHz	133 MHz	66 MHz
	group	group	group	group
00:	$533~\mathrm{MHz}$	$266\mathrm{MHz}$	133 MHz	$66\mathrm{MHz}$
01:	$533~\mathrm{MHz}$	$133~\mathrm{MHz}$	66 MHz	$33~\mathrm{MHz}$
10	$533~\mathrm{MHz}$	$66~\mathrm{MHz}$	33 MHz	$16\mathrm{MHz}$
11:	Unused	Unused	Unused	Unused

### Clock Enable register

Address	Base Ad	Base Address + 000C														
Bit	15	15         14         13         12         11         10						8	7	6	5	4	3	2	1	0
Name		Reserve						CKEN8	CKEN7	CKEN6	CKEN5	CKEN4	CKEN3	CKEN2	CKEN1	CKEN0
R/W		R						R/W								
Initial	0					0	0	0	0	0	0	0	0	0	0	

Bit 0 CKEN0 (DDR Controller Clock Enable)

Writing "1" to this bit enables clock supply.

0: Disables clock supply (initial value).

1: Enables clock supply.

Bit 1 CKEN1 (2D/3D Graphic Clock Enable)

Writing "1" to this bit enables clock supply.

0: Disables clock supply (initial value).

1: Enables clock supply.

Bit 2 CKEN2 (I<sup>2</sup>C Clock Enable)

Writing "1" to this bit enables clock supply.

0: Disables clock supply (initial value).

1: Enables clock supply.

Bit 3 CKEN3 (Capture Clock Enable)

Writing "1" to this bit enables clock supply.

0: Disables clock supply (initial value).

1: Enables clock supply.

Bit 4 CKEN4 (Capture1 Clock Enable)

Writing "1" to this bit enables clock supply.

0: Disables clock supply (initial value).

1: Enables clock supply.

Bit 5 CKEN5 (Display0 Clock Enable)

Writing "1" to this bit enables clock supply.

0: Disables clock supply (initial value).

1: Enables clock supply.

Bit 6 CKEN6 (Display1 Clock Enable)

Writing "1" to this bit enables clock supply.

0: Disables clock supply (initial value).

1: Enables clock supply.

Bit 7 CKEN7 (Write Back Clock Enable)

Writing "1" to this bit enables clock supply.

0: Disables clock supply (initial value).

1: Enables clock supply.

Bit 8 CKEN8 (656 Clock Enable)

Writing "1" to this bit enables clock supply.

0: Disables clock supply (initial value).

1: Enables clock supply.

Bit 9 CKEN9 (RGB Clock Enable)

Writing "1" to this bit enables clock supply.

0: Disables clock supply (initial value).

1: Enables clock supply.

## Software reset register

Address	Base A	Base Address + 0010								
Bit	7	7 6 5 4 3 2 1								
Name		Reserve SFTRS'								
R/W		R								
Initial	0 0									

Bit 0 SFTRST (Software reset)

Writing "1" to this bit outputs a reset to all four modules in the chip (except PCI module, Clock Generator module and this module).

In this case, the value of this register is output as it is (level output). To cancel the reset, set "0" to this bit

0: No Reset (initial value)

1: Reset

## Module Software reset register (for debugging)

Address	Base A	ase Address + 1000														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Reserve		AHB 2APB	AHB 2HBUS	MBUS 2AXI	AHB 2AXI	AXI	WB	Disp1	Disp0	Cap1	Cap0	${ m I^2C}$	2D/3D	DRAMC
R/W		R		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial		0		0	0	0	0	0	0	0	0	0	0	0	0	0

The initial value of each module is No Reset ("0").

This reset signal outputs the register value as it is. To cancel the reset, set "0" to the relevant bit "0" again.

Note: This register is for debugging only. Do not use it for products.

# 6 KOTTOS

# 6.1 Overview

"KOTTOS" is a module to draw 2D/3D graphics.

## 6.1.1 Interface

### Endian

• Little Endian supported.

## Interrupt

- Normal interrupt (Interrupt command)
- Abnormal interrupt (command error interrupt, internal error interrupt)

## Display synchronization

• Vertical synchronization signal input (two displays supported)

### 6.1.2 Function

### Command interpretation

- Interpretes drawing commands (display list).
- Supported graphics include dot, straight line, triangle, concave/convex polygon (arbitrary polygon), and rectangle (BitBlt).

### Coordinate transformation

- Performs matrix calculation operation on model coordinates to obtain clip space coordinates.
- Transforms view volume for the clip space coordinates to obtain device coordinates.
- Performs view volume clipping for graphics not fall into the view volume.
- Performs culling of back faces where not to be drawn.

### Lighting

- Performs lighting according to the setting of light source and materials.
- Supports up to eight light sources and two types of light source: ambient light and diffuse light.

## Interrupt processing

• Asserts interrupt signal when executing G\_Interrupt (display list) or a command error occurs.

### Drawing color

Supports 8-bit index color data (which assumes display palette), 16-bit color and 32-bit color as drawing input data.

## Drawing clipping

Performs clipping in order not to draw outside a rectangle frame by setting rectangle frame on the drawing frame so that no drawing is performed outside the rectangle frame.

### Drawing effect

### Antialiasing

Processes line boundary in units of subpixels and blends pixel color and color prior to drawing, reducing (smoothing) jaggies. Antialiasing cannot be used in 8-bit color index mode.

### Thick lines and broken lines

When drawing lines, specify line width and broken line. Supports verticalization of broken line pattern.

### Alpha blending

Creates the effect of semi-transparency by blending the colors of two images. When alpha blending is used in 8-bit color index mode, blending is performed as 8-bit grayscale level.

### Shading

Supports Gouraud shading. It allows for realistic shading and gradation of 3D objects can be expressed. When Gouraud shading is used in 8-bit color index mode, shading is performed as 8-bit grayscale level.

### Texture mapping

Using texture mapping, a pattern can be drawn on the surface of a side using an image pattern. A texture pattern is placed in graphics memory. Texture of max " $4096 \times 4096$ " pixels can be used.

Attribute	Description
Perspective correction	Corrects texture coordinates for 3D objects.
MIP map	Controls the MIP map level of the texture referenced for each pixel.
Filtering	Point sampling, bilinear filtering and trilinear filtering can be set.
Multi-texture	Up to two textures can be specified for a single object.
Expansion of compressed texture	Compressed texture can be used. Select lossless/lossy compression or palette format.

### Fog

Supports fog function that makes distant view of object opaque depending on its depth. Fogging in units of pixels is possible.

## Stencil test

References and updates 8-bit stencil buffers.

### Write mask

Masks write of each component of RGBA to memory in 32-bit color and 16-bit color modes (Color mask). Masks write to memory in bits in 8-bit index mode.

Masks write to Z buffers.

Masks write to stencil buffers in bits.

### Register save/restore

This chip has functions to write the specified register to memory and to allow the register to read the written data.

## 6.2 Feature

"KOTTOS" has the following features:

- Pixel processing program of KOTTOS provides a high degree of flexibility in pixel processing.
- Dedicated hardware of KOTTOS allows frequently-used drawing processing (Gouraud shading, Z comparison, and texture blend processing, etc.) at a high speed.
- Supports OpenGL-compatible RGBA format as pixel format. Supports also ARGB format for color data and texture specified by the display list and by the FC, BC, TBC, TCOLOR registers, to ensure compatibility with Fujitsu's existing products.

# 6.3 Block Diagram

## Fig. 6.1 shows the block diagram of KOTTOS.




Fig. 6.1 Relation between KOTTOS and external modules

## 6.4 Register List

This module has registers that can be accessed via AXI. Addresses in the following register lists are byte offsets added to the base address assigned to KOTTOS.

Space (byte address)	Description
0001_0000н to 0001_FFFFн	Host I/F space
0002_0000н to 0002_7FFFн	Rendering engine space
0002_8000 <sub>H</sub> to 0002_FFFF <sub>H</sub>	Vertex reader space
0003_0000н to 0003_FFFFн	VL engine space
0004_0000 <sub>H</sub> to 0004_FFFF <sub>H</sub>	Primitive engine space
0005_0000н to 0005_FFFFн	Clip engine space

Values in parenthesis in the Offset Address column are specified addresses for SaveRestoreReg.

Values in the SetReg column of the Rendering engine module are specified addresses in the SetRegister display list.

Table 6.1 Registers for host I/F module

Offset Address	Register Name	Description
0001_000С <sub>Н</sub> (0_4003 <sub>Н</sub> )	INTR	Interrupt request
0001_0010н (0_4004н)	INTMASK	Interrupt mask
0001_0038 <sub>Н</sub> (0_400Е <sub>Н</sub> )	FRHALT	FR80 stop/operation control
0001_003С <sub>Н</sub> (0_400F <sub>Н</sub> )	SRESET	Software reset control
0001_0040н (0_4010н)	ENDCHG	AHB endian switching

Table 6.2 Registers of Rendering Engine Module (1)

Offset Address	Register Name	Set Reg	Description
0002_0000н (0_8000н)	Ys	$0000_{\rm H}$	Starting Y coordinate
0002_0004н (0_8001н)	Xs	$0001_{\rm H}$	Starting X coordinate
0002_0008 <sub>H</sub> (0_8002 <sub>H</sub> )	dXdy	$0002_{\rm H}$	Inclination value of long edge
0002_000Сн (0_8003н)	XUs	$0003_{\rm H}$	Initial value of upper triangle of short edge
0002_0010н (0_8004н)	dXUdy	$0004_{ m H}$	Inclination value of upper triangle of short edge
0002_0014 <sub>H</sub> (0_8005 <sub>H</sub> )	XLs	$0005_{\rm H}$	Initial value of lower triangle of short edge
0002_0018н (0_8006н)	dXLdy	0006н	Inclination value of lower triangle of short edge
0002_001С <sub>Н</sub> (0_8007 <sub>Н</sub> )	USN	$0007_{\rm H}$	Span count of upper triangle
0002_0020 <sub>H</sub> (0_8008 <sub>H</sub> )	LSN	$0008_{\rm H}$	Span count of lower triangle
0002_0040 <sub>Н</sub> (0_8010 <sub>Н</sub> )	Rs	0010 <sub>H</sub>	Initial value of red component of color
0002_0044 <sub>H</sub> (0_8011 <sub>H</sub> )	dRdx	0011 <sub>H</sub>	X-direction incremental value of red component of color
0002_0048 <sub>H</sub> (0_8012 <sub>H</sub> )	dRdy	$0012_{\rm H}$	Y-direction incremental value of red component of color
0002_004Сн (0_8013н)	Gs	$0013_{\rm H}$	Initial value of green component of color
0002_0050н (0_8014н)	dGdx	$0014_{ m H}$	X-direction incremental value of green component of color
0002_0054 <sub>Н</sub> (0_8015 <sub>Н</sub> )	dGdy	$0015_{\rm H}$	Y-direction incremental value of green component of color
0002_0058н (0_8016н)	Bs	0016н	Initial value of blue component of color
0002_005С <sub>Н</sub> (0_8017 <sub>Н</sub> )	dBdx	0017н	X-direction incremental value of blue component of color
0002_0060н (0_8018н)	dBdy	0018н	Y-direction incremental value of blue component of color
0002_0064н (0_8019н)	As	0019н	Initial value of α component of color
0002_0068 <sub>Н</sub> (0_801А <sub>Н</sub> )	dAdx	001A <sub>H</sub>	X-direction incremental value of α component of color
0002_006С <sub>Н</sub> (0_801В <sub>Н</sub> )	dAdy	$001B_{\mathrm{H}}$	Y-direction incremental value of α component of color
0002_0080н (0_8020н)	Zs	0020н	Initial value of Z coordinate (only sign and decimal part when Z value is 32 bits)
0002_0084 <sub>H</sub> (0_8021 <sub>H</sub> )	dZdx	0021 <sub>H</sub>	X-direction incremental value of Z coordinate (only sign and decimal part when Z value is 32 bits)
0002_0088 <sub>H</sub> (0_8022 <sub>H</sub> )	dZdy	0022н	Y-direction incremental value of Z coordinate (only sign and decimal part when Z value is 32 bits)
0002_008Сн (0_8023н)	Z32s	$0023_{\rm H}$	Integer part of Zs when Z value is 32 bits
0002_0090 <sub>H</sub> (0_8024 <sub>H</sub> )	dZ32dx	$0024_{\mathrm{H}}$	Integer part of dZdx when Z value is 32 bits
0002_0094н (0_8025н)	dZ32dy	0025н	Integer part of dZdy when Z value is 32 bits
0002_00A0 <sub>H</sub> (0_8028 <sub>H</sub> )	Fs	$0028_{\rm H}$	Initial value of fog coordinate
0002_00А4н (0_8029н)	dFdx	$0029_{\rm H}$	X-direction incremental value of fog coordinate
0002_00A8 <sub>H</sub> (0_802A <sub>H</sub> )	dFdy	002A <sub>H</sub>	Y-direction incremental value of fog coordinate
0002_00СОн (0_803Он)	S0s	$0030_{\rm H}$	Initial value of texture S coordinate of texture unit 0
$0002\_00C4_{H} (0\_8031_{H})$	dS0dx	$0031_{\rm H}$	X-direction incremental value of texture S coordinate of texture unit 0
0002_00С8н (0_8032н)	dS0dy	$0032_{\rm H}$	Y-direction incremental value of texture S coordinate of texture unit 0
0002_00ССн (0_8033н)	T0s	0033н	Initial value of texture T coordinate of texture unit 0
0002_00D0н (0_8034н)	dT0dx	$0034_{ m H}$	X-direction incremental value of texture T coordinate of texture unit 0
0002_00D4н (0_8035н)	dT0dy	$0035_{\rm H}$	Y-direction incremental value of texture T coordinate of texture unit 0
0002_00D8н (0_8036н)	Q0s	$0036_{\rm H}$	Initial value of texture Q coordinate of texture unit 0
0002_00DС <sub>н</sub> (0_8037 <sub>н</sub> )	dQ0dx	$0037_{\rm H}$	X-direction incremental value of texture Q coordinate of texture unit 0
0002_00Е0н (0_8038н)	dQ0dy	0038н	Y-direction incremental value of texture Q coordinate of texture unit 0
0002_00E4 <sub>H</sub> (0_8039 <sub>H</sub> )	S1s	0039н	Initial value of texture S coordinate of texture unit 1
0002_00E8 <sub>H</sub> (0_803A <sub>H</sub> )	dS1dx	003A <sub>H</sub>	X-direction incremental value of texture S coordinate of texture unit 1
0002_00EC <sub>H</sub> (0_803B <sub>H</sub> )	dS1dy	003B <sub>H</sub>	Y-direction incremental value of texture S coordinate of texture unit 1
0002_00F0 <sub>H</sub> (0_803С <sub>Н</sub> )	T1s	003Сн	Initial value of texture T coordinate of texture unit 1
0002_00F4 <sub>H</sub> (0_803D <sub>H</sub> )	dT1dx	$003D_{\mathrm{H}}$	X-direction incremental value of texture T coordinate of texture unit 1
0002_00F8 <sub>H</sub> (0_803E <sub>H</sub> )	dT1dy	003Ен	Y-direction incremental value of texture T coordinate of texture unit 1
0002_00FС <sub>Н</sub> (0_803F <sub>Н</sub> )	Q1s	003Fн	Initial value of texture Q coordinate of texture unit 1
0002_0100 <sub>H</sub> (0_8040 <sub>H</sub> )	dQ1dx	$0040_{\rm H}$	X-direction incremental value of texture Q coordinate of texture unit 1
0002_0104 <sub>H</sub> (0_8041 <sub>H</sub> )	dQ1dy	0041н	Y-direction incremental value of texture Q coordinate of texture unit 1

Table 6.3 Registers of Rendering Engine Module (2)

Offset Address	Register Name	Set Reg	Description
0002_0154н (0_8055н)	LZs	0055н	Register referenced as Z component initial value for DrawLine
0002_0158 <sub>H</sub> (0_8056 <sub>H</sub> )	LZde	$0056_{\mathrm{H}}$	Register referenced as Z component incremental value for DrawLine
0002_0280н (0_80A0н)	Tcolor	$00A0_{\mathrm{H}}$	Transparent color used in BitBlt transparent processing
0002_0284н (0_80А1н)	FormColor	$00A1_{\rm H}$	Forming color used in BitBlt die-cut processing
0002_0288 <sub>H</sub> (0_80A2 <sub>H</sub> )	LINEEXT	00А2н	Selects broken line pattern ("vertical to main axis" or "vertical to theoretical line")
0002_02A0 <sub>H</sub> (0_80A8 <sub>H</sub> )	BLDTU00	00A8 <sub>H</sub>	Register referenced by PixelBlender when texture unit 0 is enabled
0002_02A4н (0_80A9н)	BLDTU01	$00A9_{H}$	Register referenced by Fixerblender when texture unit o is enabled
0002_02A8 <sub>H</sub> (0_80AA <sub>H</sub> )	BLDTU10	$00AA_{H}$	Register referenced by PixelBlender when texture unit 1 is enabled
0002_02AC <sub>H</sub> (0_80AB <sub>H</sub> )	BLDTU11	$00AB_{H}$	Register referenced by FixerDiender when texture unit 1 is enabled
0002_02F0 <sub>H</sub> (0_80BC <sub>H</sub> )	BLDCONST	$00\mathrm{BC}_\mathrm{H}$	CONST value of PixelBlender
0002_03E0 <sub>H</sub> (0_80F8 <sub>H</sub> )	BLPO	00F8 <sub>H</sub>	Reference pointer of broken line pattern

Table 6.4 Registers of Rendering Engine Module (3)

Offset Address	Register Name	Set Reg	Description
0002_0420н (0_8108н)	MDR0	0108 <sub>H</sub>	Setting related to basic mode of drawing, and character scaling setting
0002_0424н (0_8109н)	MDR1	0109н	Setting related to point and straight line
0002_0428н (0_810Ан)	MDR2	010A <sub>H</sub>	Setting related to triangle and polygon
0002_0430 <sub>Н</sub> (0_810С <sub>Н</sub> )	MDR4	$010C_{\mathrm{H}}$	Setting related to BitBlt
0002_0434н (0_810Дн)	MDR5	$010\mathrm{D_H}$	Setting related to alpha blend
0002_0438н (0_810Ен)	MDR6	010E <sub>H</sub>	Setting related to stencil test
0002_043С <sub>Н</sub> (0_810F <sub>Н</sub> )	MDR7	$010F_{\rm H}$	Setting related to fog coordinate
0002_0440н (0_8110н)	FBR	$0110_{\rm H}$	Base address of frame buffer
0002_0444 <sub>H</sub> (0_8111 <sub>H</sub> )	XRR	$0111_{\rm H}$	Horizontal pixel count of frame buffer
0002_0448 <sub>H</sub> (0_8112 <sub>H</sub> )	ZBR	0112н	Base address of Z buffer
0002_044Сн (0_8113н)	TBR	$0113_{ m H}$	Base address of texture (for upward compatibility)
0002_0450н (0_8114н)	PFBR	0114н	Base address of flag buffer for polygon
0002_0454н (0_8115н)	CXMIN	0115н	Upper left X coordinate of clip frame
0002_0458н (0_8116н)	CXMAX	$0116_{\rm H}$	Lower right X coordinate of clip frame
0002_045С <sub>Н</sub> (0_8117 <sub>Н</sub> )	CYMIN	$0117_{\mathrm{H}}$	Upper left Y coordinate of clip frame
0002_0460н (0_8118н)	CYMAX	0118н	Lower right Y coordinate of clip frame
0002_0464н (0_8119н)	TXS	0119н	Texture size (for upward compatibility)
0002_0468н (0_811Ан)	TIS	011A <sub>H</sub>	Tile size (for upward compatibility)
0002_0474н (0_811Dн)	ABR	011D <sub>H</sub>	Base address of alpha map (for upward compatibility)
0002_0478н (0_811Ен)	STCBR	011E <sub>H</sub>	Base address of stencil buffer
0002_047C <sub>H</sub> (0_811F <sub>H</sub> )	COLMASK	$011F_{\rm H}$	Color/stencil write mask control
0002_0480н (0_8120н)	FC	0120н	Foreground color
0002_0484н (0_8121н)	BC	0121н	Background color
0002_0488 <sub>H</sub> (0_8122 <sub>H</sub> )	ALF	$0122_{\rm H}$	Alpha blend value when alpha Gouraud is not used
0002_048Сн (0_8123н)	BLP	0123н	Broken line pattern
0002_0490н (0_8124н)	ATR	0124н	Reference value of alpha test
0002_0498 <sub>H</sub> (0_8126 <sub>H</sub> )	STCR	$0126_{\rm H}$	Reference value of stencil test
0002_049Сн (0_8127н)	FOGCOL	$0127_{\mathrm{H}}$	Target color of fog
0002_0540н (0_8150н)	LX0dc	0150н	Vertex 0 buffer: mirror of X coordinate register
0002_0544 <sub>H</sub> (0_8151 <sub>H</sub> )	LY0dc	$0151_{\rm H}$	Vertex 0 buffer: mirror of Y coordinate register
0002_0548н (0_8152н)	LX1dc	0152н	Vertex 1 buffer: mirror of X coordinate register
0002_054Сн (0_8153н)	LY1dc	0153н	Vertex 1 buffer: mirror of Y coordinate register

Table 6.5 Registers of Vertex Reader Module (1)

Offset Address	Register Name	Description
0002_8000н (0_А000н)	GCTR	Control register
0002_8040 <sub>Н</sub> (0_A010 <sub>Н</sub> )	GMDR0	Mode setting register
0002_8044 <sub>H</sub> (0_A011 <sub>H</sub> )	GMDR1	Straight line mode setting register
0002_8048 <sub>Н</sub> (0_A012 <sub>Н</sub> )	GMDR2	Triangle mode setting register
0002_8050н (0_А014н)	GMDR2E	Triangle extended mode setting register
0002_8054н (0_A015н)	IDFOGL	Setting of numeric expression format of each element in OpenGL mode
0002_8058 <sub>H</sub> (0_A016 <sub>H</sub> )	IVAOGL	Enable/disable setting of vertex element in OpenGL mode
0002_8060н (0_А018н)	VRINT	Nrmal interrupt factor
0002_8064н (0_А019н)	VRINTM	Normal interrupt mask
0002_8068 <sub>H</sub> (0_A01A <sub>H</sub> )	VRERR	Command error interrupt factor
0002_806Сн (0_А01Вн)	VRERRM	Command error interrupt mask
0002_8070н (0_A01Сн)	DDLFIFO_STATUS	FIFO status in DirectDL mode
0002_80F0 <sub>H</sub> (0_A03С <sub>Н</sub> )	CID	Chip identification (ID)
0002_8100н (0_А040н)	C_OXYO	Coral-compatible XY DC coordinate offset for shadow primitive
0002_8108н (0_A042н)	C_OZORG	Coral-compatible Z DC coordinate offset for body primitive
0002_810Сн (0_А043н)	C_OZNTL	Coral-compatible Z DC coordinate offset for non-top-left primitive
0002_8114 <sub>H</sub> (0_A045 <sub>H</sub> )	C_OZSH	Coral-compatible Z DC coordinate offset for shadow primitive
0002_8200н (0_А080н)	C_MDR1	Coral-compatible MDR1 for body primitive (same as S_MDR1)
0002_820Сн (0_А083н)	C_MDR2	Coral-compatible MDR2 for body primitive (same as S_MDR2)
0002_8210 <sub>Н</sub> (0_A084 <sub>Н</sub> )	C_MDR2S	Coral-compatible MDR2 for shadow primitive
$0002\_8214_{ m H}$ (0 $\_A085_{ m H}$ )	$C_MDR2TL$	Coral-compatible MDR2 for non-top-left primitive
0002_8230н (0_А08Сн)	C_FCC	Coral-compatible ForeColor
0002_8234н (0_A08Dн)	C_BCC	Coral-compatible BackColor
0002_8238н (0_A08Ен)	C_FCSC	Coral-compatible ForeColor for shadow primitive
0002_8248н (0_A092н)	C_LGA	Log write address for G_VertexNopLOG and G_VertexLOG
0002_8300н (0_А0С0н)	IDXBRCOORD	(X,Y,Z,W) base address of index DL
0002_8304н (0_А0С1н)	IDXSTRIDECOORD	(X,Y,Z,W) stride of index DL
0002_8308 <sub>H</sub> (0_A0C2 <sub>H</sub> )	IDXBRCOLF	(Rf,Gf,Bf,Af) base address of index DL
0002_830Сн (0_А0С3н)	IDXSTRIDECOLF	(Rf,Gf,Bf,Af) stride of index DL
0002_8310 <sub>Н</sub> (0_A0С4 <sub>Н</sub> )	IDXBRCOLB	(Rb,Gb,Bb,Ab) base address of index DL
0002_8314н (0_А0С5н)	IDXSTRIDECOLB	(Rb,Gb,Bb,Ab) stride of index DL
0002_8318н (0_А0С6н)	IDXBRNORM	(Nx,Ny,Nz) base address of index DL
0002_831С <sub>Н</sub> (0_А0С7 <sub>Н</sub> )	IDXSTRIDENORM	(Nx,Ny,Nz) stride of index DL
0002_8320н (0_A0С8н)	IDXBRTEX0	(S0,T0,Q0) base address of index DL
0002_8324н (0_A0С9н)	IDXSTRIDETEX0	(S0,T0,Q0) stride of index DL
0002_8328 <sub>H</sub> (0_A0CA <sub>H</sub> )	IDXBRTEX1	(S1,T1,Q1) base address of index DL
0002_832С <sub>Н</sub> (0_А0СВ <sub>Н</sub> )	IDXSTRIDETEX1	(S1,T1,Q1) stride of index DL
0002_8330н (0_А0ССн)	IDXBRF	(F) base address of index DL
0002_8334 <sub>н</sub> (0_А0СD <sub>н</sub> )	IDFSTRIDEF	(F) stride of index DL

Table 6.6 Registers of Vertex Reader Module (2)

Offset Address	Register Name	Description
0002_8400н (0_А100н)	DDLFIFOG	Display list input FIFO
0002_8420н (0_A108н)	S_MDR0	Register to store MDR0 set value
0002_8424 <sub>H</sub> (0_A109 <sub>H</sub> )	S_MDR1	Register to store MDR1 set value
0002_8428 <sub>H</sub> (0_A10A <sub>H</sub> )	S_MDR2	Register to store MDR2 set value
0002_8430н (0_A10Сн)	S_MDR4	Register to store MDR4 set value
0002_8440н (0_A110н)	S_FBR	Register to store FBR set value
0002_8444 <sub>H</sub> (0_A111 <sub>H</sub> )	S_XRR	Register to store XRR set value
0002_8520н (0_А148н)	FR_ST	Status of geometry processing CPU
0002_8524н (0_А149н)	CMDERR	Error display list. It is updated when command error occurs.
0002_8538н (0_A14Eн)	DL_CNT	Display list counter. It is stopped when command error occurs.

Table 6.7 Registers of VL Engine Module (1)

Offset Address	Register Name	Description
0003_0100 <sub>Н</sub> (0_С040 <sub>Н</sub> )	MVP00	Component of row 0 in column 0 in MVP matrix
0003_0104н (0_С041н)	MVP10	Component of row 0 in column 1 in MVP matrix
0003_0108н (0_C042н)	MVP20	Component of row 0 in column 2 in MVP matrix
0003_010С <sub>Н</sub> (0_С043 <sub>Н</sub> )	MVP30	Component of row 0 in column 3 in MVP matrix
0003_0110 <sub>H</sub> (0_C044 <sub>H</sub> )	MVP01	Component of row 1 in column 0 in MVP matrix
0003_0114н (0_C045н)	MVP11	Component of row 1 in column 1 in MVP matrix
0003_0118н (0_C046н)	MVP21	Component of row 1 in column 2 in MVP matrix
0003_011С <sub>Н</sub> (0_С047 <sub>Н</sub> )	MVP31	Component of row 1 in column 3 in MVP matrix
0003_0120н (0_С048н)	MVP02	Component of row 2 in column 0 in MVP matrix
0003_0124 <sub>H</sub> (0_C049 <sub>H</sub> )	MVP12	Component of row 2 in column 1 in MVP matrix
0003_0128 <sub>H</sub> (0_C04A <sub>H</sub> )	MVP22	Component of row 2 in column 2 in MVP matrix
0003_012С <sub>Н</sub> (0_С04В <sub>Н</sub> )	MVP32	Component of row 2 in column 3 in MVP matrix
0003_0130 <sub>Н</sub> (0_С04С <sub>Н</sub> )	MVP03	Component of row 3 in column 0 in MVP matrix
0003_0134н (0_C04Dн)	MVP13	Component of row 3 in column 1 in MVP matrix
0003_0138н (0_C04Eн)	MVP23	Component of row 3 in column 2 in MVP matrix
0003_013C <sub>H</sub> (0_C04F <sub>H</sub> )	MVP33	Component of row 3 in column 3 in MVP matrix
0003_0160 <sub>н</sub> (0_С058 <sub>н</sub> )	MV02	Component of row 2 in column 0 in MV matrix
0003_0164н (0_С059н)	MV12	Component of row 2 in column 1 in MV matrix
0003_0168н (0_C05Ан)	MV22	Component of row 2 in column 2 in MV matrix
0003_016C <sub>H</sub> (0_C05B <sub>H</sub> )	MV32	Component of row 2 in column 3 in MV matrix
0003_0180 <sub>н</sub> (0_С060 <sub>н</sub> )	IMV00	Component of row 0 in column 0 in MV inverse matrix
0003_0184н (0_С061н)	IMV10	Component of row 0 in column 1 in MV inverse matrix
0003_0188н (0_C062н)	IMV20	Component of row 0 in column 2 in MV inverse matrix
0003_018C <sub>H</sub> (0_C064 <sub>H</sub> )	IMV01	Component of row 1 in column 0 in MV inverse matrix
0003_0190н (0_С065н)	IMV11	Component of row 1 in column 1 in MV inverse matrix
0003_0194н (0_С066н)	IMV21	Component of row 1 in column 2 in MV inverse matrix
0003_0198 <sub>H</sub> (0_C068 <sub>H</sub> )	IMV02	Component of row 2 in column 0 in MV inverse matrix
0003_019С <sub>Н</sub> (0_С069 <sub>Н</sub> )	IMV12	Component of row 2 in column 1 in MV inverse matrix
0003_01A0 <sub>H</sub> (0_С06А <sub>Н</sub> )	IMV22	Component of row 2 in column 2 in MV inverse matrix

Table 6.8 Registers of VL Engine Module (2)

Offset Address	Register Name	Description
0003_01С0н (0_С070н)	VV_XMIN	Minimum X value of NDC coordinate of view volume
0003_01С4 <sub>Н</sub> (0_С071 <sub>Н</sub> )	VV_XMAX	Maximum X value of NDC coordinate of view volume
0003_01С8 <sub>Н</sub> (0_С072 <sub>Н</sub> )	VV_YMIN	Minimum Y value of NDC coordinate of view volume
0003_01СС <sub>Н</sub> (0_С073 <sub>Н</sub> )	VV_YMAX	Maximum Y value of NDC coordinate of view volume
0003_01D0 <sub>Н</sub> (0_С074 <sub>Н</sub> )	VV_ZMIN	Minimum Z value of NDC coordinate of view volume
0003_01D4 <sub>Н</sub> (0_С075 <sub>Н</sub> )	VV_ZMAX	Maximum Z value of NDC coordinate of view volume
0003_01D8 <sub>H</sub> (0_C076 <sub>H</sub> )	VV_WMIN	Minimum Wd value of CC coordinate of view volume
0003_01E0 <sub>Н</sub> (0_С078 <sub>Н</sub> )	VP_XScale	X scaling of NDC of viewport transformation
0003_01E4 <sub>H</sub> (0_С079 <sub>H</sub> )	VP_XOffset	X offset of NDC of viewport transformation
0003_01E8 <sub>H</sub> (0_C07A <sub>H</sub> )	VP_YScale	Y scaling of NDC of viewport transformation
$0003\_01EC_H (0\_C07B_H)$	VP_YOffset	Y offset of NDC of viewport transformation
0003_01F0 <sub>H</sub> (0_С07С <sub>Н</sub> )	DR_ZScale	Z scaling of NDC of viewport transformation
0003_01F4н (0_С07Dн)	DR_ZOffset	Z offset of NDC of viewport transformation
0003_0200н (0_С080н)	LG_AmbR	Red component of global ambient light
0003_0204 <sub>н</sub> (0_С081 <sub>н</sub> )	LG_AmbG	Green component of global ambient light
0003_0208н (0_С082н)	LG_AmbB	Blue component of global ambient light

Table 6.9 Registers of VL Engine Module (3)

Offset Address	Register Name	Description
0003_0220н (0_С088н)	L0_AmbR	Light source 0: Red component of ambient light
0003_0224н (0_C089н)	L0_AmbG	Light source 0: Green component of ambient light
0003_0228 <sub>H</sub> (0_C08A <sub>H</sub> )	L0_AmbB	Light source 0: Blue component of ambient light
0003_0230 <sub>Н</sub> (0_С08С <sub>Н</sub> )	L0_DiffR	Light source 0: Red component of diffuse light
0003_0234н (0_C08Dн)	L0_DiffG	Light source 0: Green component of diffuse light
0003_0238н (0_C08Eн)	L0_DiffB	Light source 0: Blue component of diffuse light
0003_0240 <sub>Н</sub> (0_С090 <sub>Н</sub> )	L0_PosX	Light source 0: X component of light source position
0003_0244н (0_С091н)	L0_PosY	Light source 0: Y component of light source position
0003_0248н (0_C092н)	L0_PosZ	Light source 0: Z component of light source position
0003_0270 <sub>Н</sub> (0_С09С <sub>Н</sub> )	L1_AmbR	Light source 1: Red component of ambient light
0003_0274 <sub>H</sub> (0_C09D <sub>H</sub> )	L1_AmbG	Light source 1: Green component of ambient light
0003_0278н (0_С09Ен)	L1_AmbB	Light source 1: Blue component of ambient light
0003_0280н (0_С0А0н)	L1_DiffR	Light source 1: Red component of diffuse light
0003_0284н (0_C0A1н)	L1_DiffG	Light source 1: Green component of diffuse light
0003_0288н (0_C0A2н)	L1_DiffB	Light source 1: Blue component of diffuse light
0003_0290н (0_С0А4н)	L1_PosX	Light source 1: X component of light source position
0003_0294 <sub>H</sub> (0_C0A5 <sub>H</sub> )	L1_PosY	Light source 1: Y component of light source position
0003_0298н (0_С0А6н)	L1_PosZ	Light source 1: Z component of light source position
0003_02СОн (0_СОВОн)	L2_AmbR	Light source 2: Red component of ambient light
0003_02С4н (0_С0В1н)	L2_AmbG	Light source 2: Green component of ambient light
0003_02C8 <sub>H</sub> (0_C0B2 <sub>H</sub> )	L2_AmbB	Light source 2: Blue component of ambient light
0003_02D0 <sub>Н</sub> (0_С0В4 <sub>Н</sub> )	L2_DiffR	Light source 2: Red component of diffuse light
0003_02D4 <sub>Н</sub> (0_С0В5 <sub>Н</sub> )	L2_DiffG	Light source 2: Green component of diffuse light
0003_02D8 <sub>Н</sub> (0_С0В6 <sub>Н</sub> )	L2_DiffB	Light source 2: Blue component of diffuse light
0003_02E0 <sub>H</sub> (0_С0В8 <sub>Н</sub> )	L2_PosX	Light source 2: X component of light source position
0003_02E4 <sub>H</sub> (0_C0B9 <sub>H</sub> )	L2_PosY	Light source 2: Y component of light source position
0003_02E8 <sub>H</sub> (0_C0BA <sub>H</sub> )	L2_PosZ	Light source 2: Z component of light source position
0003_0310 <sub>Н</sub> (0_С0С4 <sub>Н</sub> )	L3_AmbR	Light source 3: Red component of ambient light
0003_0314н (0_С0С5н)	L3_AmbG	Light source 3: Green component of ambient light
0003_0318 <sub>Н</sub> (0_С0С6 <sub>Н</sub> )	L3_AmbB	Light source 3: Blue component of ambient light
0003_0320н (0_C0C8н)	L3_DiffR	Light source 3: Red component of diffuse light
0003_0324н (0_C0С9н)	L3_DiffG	Light source 3: Green component of diffuse light
0003_0328н (0_C0CAн)	L3_DiffB	Light source 3: Blue component of diffuse light
0003_0330н (0_СОССн)	L3_PosX	Light source 3: X component of light source position
0003_0334н (0_C0CDн)	L3_PosY	Light source 3: Y component of light source position
0003_0338 <sub>Н</sub> (0_С0СЕ <sub>Н</sub> )	L3_PosZ	Light source 3: Z component of light source position

Table 6.10 Registers of VL Engine Module (4)

Offset Address	Register Name		Description
0003_0360н (0_С0D8н)	L4_AmbR	Light source 4:	Red component of ambient light
0003_0364н (0_С0D9н)	L4_AmbG	Light source 4:	Green component of ambient light
0003_0368н (0_C0DAн)	L4_AmbB	Light source 4:	Blue component of ambient light
0003_0370 <sub>Н</sub> (0_С0DС <sub>Н</sub> )	L4_DiffR	Light source 4:	Red component of diffuse light
0003_0374н (0_C0DDн)	L4_DiffG	Light source 4:	Green component of diffuse light
0003_0378 <sub>Н</sub> (0_С0DE <sub>Н</sub> )	L4_DiffB	Light source 4:	Blue component of diffuse light
0003_0380 <sub>Н</sub> (0_С0Е0 <sub>Н</sub> )	L4_PosX	Light source 4:	X component of light source position
0003_0384н (0_C0E1н)	L4_PosY	Light source 4:	Y component of light source position
0003_0388н (0_С0Е2н)	L4_PosZ	Light source 4:	Z component of light source position
0003_03В0 <sub>Н</sub> (0_С0ЕС <sub>Н</sub> )	L5_AmbR	Light source 5:	Red component of ambient light
0003_03B4 <sub>H</sub> (0_C0ED <sub>H</sub> )	L5_AmbG	Light source 5:	Green component of ambient light
0003_03B8 <sub>H</sub> (0_C0EE <sub>H</sub> )	L5_AmbB	Light source 5:	Blue component of ambient light
0003_03С0 <sub>Н</sub> (0_С0F0 <sub>Н</sub> )	L5_DiffR	Light source 5:	Red component of diffuse light
0003_03С4 <sub>Н</sub> (0_С0F1 <sub>Н</sub> )	L5_DiffG	Light source 5:	Green component of diffuse light
0003_03С8 <sub>Н</sub> (0_С0F2 <sub>Н</sub> )	L5_DiffB	Light source 5:	Blue component of diffuse light
0003_0340н (0_С0F4н)	L5_PosX	Light source 5:	X component of light source position
0003_0344 <sub>H</sub> (0_C0F5 <sub>H</sub> )	L5_PosY	Light source 5:	Y component of light source position
0003_0348н (0_С0F6н)	L5_PosZ	Light source 5:	Z component of light source position
0003_0400н (0_С100н)	L6_AmbR	Light source 6:	Red component of ambient light
0003_0404н (0_С101н)	L6_AmbG	Light source 6:	Green component of ambient light
0003_0408 <sub>Н</sub> (0_С102 <sub>Н</sub> )	L6_AmbB	Light source 6:	Blue component of ambient light
0003_0410н (0_С104н)	L6_DiffR	Light source 6:	Red component of diffuse light
0003_0424н (0_С105н)	L6_DiffG	Light source 6:	Green component of diffuse light
0003_0428н (0_С106н)	L6_DiffB	Light source 6:	Blue component of diffuse light
0003_0430н (0_С108н)	L6_PosX	Light source 6:	X component of light source position
0003_0434 <sub>н</sub> (0_С109 <sub>н</sub> )	L6_PosY	Light source 6:	Y component of light source position
0003_0438н (0_С10Ан)	L6_PosZ	Light source 6:	Z component of light source position
0003_0450н (0_С114н)	L7_AmbR	Light source 7:	Red component of ambient light
0003_0454н (0_С115н)	L7_AmbG	Light source 7:	Green component of ambient light
0003_0458 <sub>Н</sub> (0_С116 <sub>Н</sub> )	L7_AmbB	Light source 7:	Blue component of ambient light
0003_0460н (0_С118н)	L7_DiffR	Light source 7:	Red component of diffuse light
0003_0464н (0_С119н)	L7_DiffG	Light source 7:	Green component of diffuse light
0003_0468н (0_С11Ан)	L7_DiffB	Light source 7:	Blue component of diffuse light
0003_0470 <sub>Н</sub> (0_С11С <sub>Н</sub> )	L7_PosX	Light source 7:	X component of light source position
0003_0474н (0_C11Dн)	L7_PosY	Light source 7:	Y component of light source position
0003_0478 <sub>Н</sub> (0_С11Е <sub>Н</sub> )	L7_PosZ	Light source 7:	Z component of light source position

Table 6.11 Registers of VL Engine Module (5)

Offset Address	Register Name	Description
0003_0500н (0_С140н)	MF_AmbR	Material of front face: Red component of ambient light
0003_0504н (0_С141н)	MF_AmbG	Material of front face: Green component of ambient light
0003_0508н (0_С142н)	MF_AmbB	Material of front face: Blue component of ambient light
0003_0510 <sub>Н</sub> (0_С144 <sub>Н</sub> )	MF_DiffR	Material of front face: Red component of diffuse light
0003_0514н (0_С145н)	MF_DiffG	Material of front face: Green component of diffuse light
0003_0518н (0_С146н)	MF_DiffB	Material of front face: Blue component of diffuse light
0003_051С <sub>Н</sub> (0_С147 <sub>Н</sub> )	MF_DiffA	Material of front face: α component of diffuse light
0003_0520н (0_С148н)	MF_EmisR	Material of front face: Red component of emitted light
0003_0524н (0_С149н)	MF_EmisG	Material of front face: Green component of emitted light
0003_0528н (0_С14Ан)	MF_EmisB	Material of front face: Blue component of emitted light
0003_0550н (0_С154н)	MB_AmbR	Material of rear face: Red component of ambient light
0003_0554н (0_C155н)	MB_AmbG	Material of rear face: Green component of ambient light
0003_0558н (0_С156н)	MB_AmbB	Material of rear face: Blue component of ambient light
0003_0560н (0_С158н)	MB_DiffR	Material of rear face: Red component of diffuse light
0003_0564н (0_С159н)	MB_DiffG	Material of rear face: Green component of diffuse light
0003_0568н (0_С15Ан)	MB_DiffB	Material of rear face: Blue component of diffuse light
0003_056С <sub>Н</sub> (0_С15В <sub>Н</sub> )	MB_DiffA	Material of rear face: α component of diffuse light
0003_0570н (0_С15Сн)	MB_EmisR	Material of rear face: Red component of emitted light
0003_0574н (0_C15Dн)	MB_EmisG	Material of rear face: Green component of emitted light
0003_0578н (0_C15Ен)	MB_EmisB	Material of rear face: Blue component of emitted light
0003_05A0 <sub>Н</sub> (0_С168 <sub>Н</sub> )	VL_VERTEXSET	Enable/disable setting of vertex element
0003_05В0 <sub>Н</sub> (0_С16С <sub>Н</sub> )	MATRIXSET	Setting related to MVP processing
0003_05С0 <sub>Н</sub> (0_С170 <sub>Н</sub> )	NVSF	F value used to perform normal vector scaling
0003_05D0 <sub>Н</sub> (0_С174 <sub>Н</sub> )	LIGHTSET	Setting related to lighting
0003_05E0 <sub>H</sub> (0_С178 <sub>H</sub> )	CLIPSET	Setting related to clipping

Table 6.12 Registers of Primitive Engine Module (1)

Offset Address	Register Name	Description
0004_0024н (1_0009н)	PO_FACTOR	Stores factor component of PolygonOffset
0004_0028 <sub>H</sub> (1_000A <sub>H</sub> )	PO_UNITS	Stores units component of PolygonOffset
0004_002C <sub>H</sub> (1_000B <sub>H</sub> )	LINE_SET_REG	Stores the set value of G_LineSetting
0004_0030н (1_000Сн)	POLYGON_SET_REG	Stores the set value of G_PolygonSetting
0004_0034н (1_000Dн)	PR_VERTEXSET	Stores the set value of G_VertexSetting
0004_005Сн (1_0017н)	DC-OFFSET-PX	Sets X coordinate of DC-offset for point
0004_0060 <sub>H</sub> (1_0018 <sub>H</sub> )	DC-OFFSET-PY	Sets Y coordinate of DC-offset for point
0004_0064 <sub>H</sub> (1_0019 <sub>H</sub> )	DC-OFFSET-LX	Sets X coordinate of DC-offset for line
0004_0068 <sub>H</sub> (1_001A <sub>H</sub> )	DC-OFFSET-LY	Sets Y coordinate of DC-offset for line
0004_006C <sub>H</sub> (1_001B <sub>H</sub> )	DC-OFFSET-TX	Sets X coordinate of DC-offset for triangle
0004_0070н (1_001Сн)	DC-OFFSET-TY	Sets Y coordinate of DC-offset for triangle

# 6.5 Register Details

This module supports only word access.

Terms used in this section are described below.

Register address: This means the address of a register.

Bit number: This means the number of a bit.

Bit field name: This means each bit field name included in a register.

R/W: This means the read/write access attribute of each bit field. Meaning of the symbols is as follows.

Ro Read value is always "0". Written value is Don't Care.

W0 Only "0" can be written.W1 Only "1" can be written.R Read can be performed.

RX Read can be performed (value is undefined).

RW Read and write can be performed.

Write can be performed.

RW0 Read can be performed and only "0" can be written.

#### Initial value:

W

This means the initial value immediately after each bit field has been reset. If not written, it is undefined.

#### Reserved bit:

Fujitsu recommends that the written value be "0" for compatibility with future products.

## 6.5.1 HOSTIF module

Base Address =  $0001\_0000h$ 

#### INTR

Address	Bas	e Ad	ldre	ss +	000	Сн																										
Bit	31							24								16								8								0
																																A
																																Н
Name																_																В
																																$\mathbf{E}$
																								_								R
RW																R0																RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### Bit 0 AHBER

This bit is for AHB protocol error.

Read: Indicates the status of AHB protocol.

Write: Clears the error status of AHB protocol.

0 Protocol is normal.

1 Protocol error.

## [Restriction]

• A signal that ORed error interrupt signal from AHBER and VertexReader is output as an error interrupt signal from the host I/F.

# *INTMASK*

Address	Base Address + $0010_{\rm H}$	
Bit	31   24   16   8	0
		M
		A
Name	The state of the s	X
Name		Ι
		$\mathbf{E}$
		R
RW	RO	RW
Initial	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1

## Bit 0 MAHBER

Masks an interrupt generated when an error is detected in AHB protocol.

0 Mask OFF.

1 Mask ON.

#### FRHALT

Address	Base Address + 0038 <sub>H</sub>	
Bit	31 24 16 8	1 0
		F
		R
Name	_	H
Ivaille		A
		L
		T
RW	R0	RW
Initial	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	0 1

Bit 0 FRHALT

Halts FR80.

0 Enables FR80 boot.

1 HALT

#### SRESET

Address	Bas	е Ас	ldre	ss +	003	Сн													=													
Bit	31							24								16	3							8						2	1	0
																															S	S
																		R	R													
Name																		$\mathbf{S}$	$\mathbf{S}$													
																		T	T													
																		Ţ													F	K
RW																															RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1

Bit 0 SRSTK

Performs a software reset for KOTTOS. Writing "0" performs a reset. Writing "1" cancells the reset.

- 0 Performs a software reset.
- 1 Does not perform a software reset.
- Bit 1 SRSTF

Performs a software reset for FR80. Writing "0" performs a reset. Writing "1" cancells the reset.

- 0 Performs a software reset.
- 1 Does not perform a software reset.

## [Restriction]

• Both SRSTK and SRSTF are level resets. Write "0"  $\rightarrow$  Write "1" must be performed from the external host.

# ENDCHG

Address	Bas	e Ao	ddre	ss +	004	Он																										
Bit	31							24								16								8						2	1	0
																															F	R
Name																															I	G
Name															_	_															E	E
																															D	D
RW															F	20															RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit 0 RGED

Specifies endian mode of register access.

0 Little endian

1 Big endian

Bit 1 FIED

Specifies endian mode of FIFO access.

0 Little endian

1 Big endian

# 6.5.2 Rendering engine module

Base Address =  $0002\_0000$ H

 $\it Ys\ register$ 

This register is for hardware debugging. It checks the operating status of setup processing.

Address	Bas	e A	ldre	ss+	000	0н																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Sign Int Frac																														
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

# $Xs\ register$

This register is for hardware debugging. It checks the operating status of setup processing.

Address	Bas	e Ao	ddre	ss+	000	$4_{ m H}$																										
Bit	31	30 29 28 27 26 25 24 23 22 21 20 19 18													17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Sign Int																						Fr	ac							
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

# $dXdy\ register$

This register is for hardware debugging. It checks the operating status of setup processing.

Address	Bas	e Ao	ldre	ss+	000	8н								Á																		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Si	gn							Ir	nt					1								$\operatorname{Fr}$	ac							
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

# XUs register

This register is for hardware debugging. It checks the operating status of setup processing.

Address	Bas	e A	ldre	ss+	000	Сн																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Si	gn							Ir	nt													$\operatorname{Fr}$	ac							
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## dXUdy register

This register is for hardware debugging. It checks the operating status of setup processing.

Address	Bas	se A	ddre	ss+	001	0н																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Si	gn							Ir	nt													Fr	ac							
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## XLs register

This register is for hardware debugging. It checks the operating status of setup processing.

Address	Bas	e Ao	ldre	ss+	001	$4_{ m H}$																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Si	gn							Ir	nt													Fr	ac							
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## dXLdy register

This register is for hardware debugging. It checks the operating status of setup processing.

Address	Bas	e Ad	ldre	ss+	001	8н																					1					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Si	gn	•						Iı	nt	•	•	•	•								4	Fr	ac							
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### USN register

This register is for hardware debugging. It checks the operating status of setup processing.

Address	Bas	e Ao	ldre	ss+	001	Сн									Â					Ţ												
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		•								Ir	nt				•						•						•	•	•			
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### LSN register

This register is for hardware debugging. It checks the operating status of setup processing.

Address	Bas	e Ad	ldre	ss+	002	Он		A.		7			1																			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										Ir	nt	7																				
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### Rs register

Address	Bas	e Ao	ldre	ss+	004	Он																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			Do	n't c	are	7		$\mathbf{s}$				Ir	nt											Fr	ac							
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is an initial value of the red component of a color. Set this register when using Gouraud shading by DrawTrap. Specify this register using the 8-bit integer part and 16-bit decimal part irrespective of color mode.

#### dRdx register

Address	Bas	e Ad	ldre	ss+	004	$4_{ m H}$																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			Do	n't c	are			$\mathbf{S}$				Ir	nt											$\operatorname{Fr}$	ac							ĺ
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is an X direction inclination value of the red component of a color. Set this register when using Gouraud shading by DrawTrap. Specify this register using the 8-bit integer part and 16-bit decimal part irrespective of color mode.

# dRdy register

Address	Bas	e A	ldre	ss+	004	8н																					7					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		•	Do	n't c	are			S				Iı	nt			•			•	•	•		4	Fr	ac							
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is a Y direction inclination value of the red component of a color. Set this register when using Gouraud shading by DrawTrap. Specify this register using the 8-bit integer part and 16-bit decimal part irrespective of color mode.

#### Gs register

Address	Bas	e A	ldre	ss+	004	Сн										å		1			7											
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			Do	n't ca	are			$\mathbf{s}$				Iı	nt	Á					7					Fr	ac							
R/W	R	R	R	R	R	R	R	R	RW																							
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is an initial value of the green component of a color. Set this register when using Gouraud shading by DrawTrap. Specify this register using the 8-bit integer part and 16-bit decimal part irrespective of color mode.

## dGdx register

Address	Bas	e Ad	ldre	ss+	005	Он				7			<b>=</b>																			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			Do	n't c	are			S				Ir	nt											$\operatorname{Fr}$	ac							
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is an X direction inclination value of the green component of a color. Set this register when using Gouraud shading by DrawTrap. Specify this register using the 8-bit integer part and 16-bit decimal part irrespective of color mode.

## dGdy register

Address	Bas	e A	ldre	ss+	005	$4_{ m H}$																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			Do	n't c	are			S				Iı	nt					•	•	•				Fr	ac		•					
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is a Y direction inclination value of the green component of a color. Set this register when using Gouraud shading by DrawTrap. Specify this register using the 8-bit integer part and 16-bit decimal part irrespective of color mode.

#### Bs register

Address	Bas	e Ao	ldre	ss+	005	8н																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			Do	n't c	are			$\mathbf{S}$				Iı	nt											Fr	ac							
R/W	R	R	R	R	R	R	R	R	RW																							
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is an initial value of the blue component of a color. Set this register when using Gouraud shading by DrawTrap. Specify this register using the 8-bit integer part and 16-bit decimal part irrespective of color mode.

#### dBdx register

Address	Bas	e Ao	ldre	ss+	005	Сн																					1					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			Do	n't c	are			S				Iı	nt										4	Fr	ac			7				
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is an X direction inclination value of the blue component of a color. Set this register when using Gouraud shading by DrawTrap. Specify this register using the 8-bit integer part and 16-bit decimal part irrespective of color mode.

#### dBdy register

Address	Bas	e A	ldre	ss+	006	0н									Ÿ						À	-										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			Do	n't c	are			S				Ir	nt	Á					7					Fr	ac							
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is a Y direction inclination value of the blue component of a color. Set this register when using Gouraud shading by DrawTrap. Specify this register using the 8-bit integer part and 16-bit decimal part irrespective of color mode.

## As register

																																=
Address	Bas	e A	ddre	ss+	006	$4_{ m H}$				Ţ			<b>=</b>																			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			Do	n't c	are			S				Iı	nt	•										Fr	ac							
R/W	R	R	R	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is an initial value of the  $\alpha$  component of a color. Set this register when using  $\alpha$  Gouraud shading by DrawTrap. Specify this register using the 8-bit integer part and 16-bit decimal part irrespective of color mode.

## dAdx register

Address	Bas	e A	ldre	ss+	006	8 <sub>H</sub>																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			Do	n't c	are			S				Ir	nt											Fr	ac							
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is an X direction inclination value of the  $\alpha$  component of a color. Set this register when using  $\alpha$  Gouraud shading by DrawTrap. Specify this register using the 8-bit integer part and 16-bit decimal part irrespective of color mode.

#### $dAdy\ register$

Address	Bas	e Ad	ldre	ss+	006	Сн																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			Do	n't c	are			$\mathbf{S}$				Ir	nt											Fr	ac							ĺ
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is a Y direction inclination value of the  $\alpha$  component of a color. Set this register when using  $\alpha$  Gouraud shading by DrawTrap. Specify this register using the 8-bit integer part and 16-bit decimal part irrespective of color mode.

#### Zs register

Address	Bas	e Ad	ldre	ss+	008	0н																					1					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	0								Iı	nt													4		Frac	;		7				
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is an initial value of the Z component. Set this register when using depth test by DrawPixel, DrawTrap, and polygon drawing. In Z value 32-bit mode, only the decimal part is enabled, and specify the integer part by Z32s.

## dZdx register

Address	Bas	e A	ldre	ss+	008	$4_{ m H}$										À					Ţ											
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	S								Ir	nt				Á					7						Frac	;						
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is an X direction inclination value of the Z component. Set this register when using depth test by DrawTrap and polygon drawing. In Z value 32-bit mode, only the sign part and decimal part are enabled, and specify the integer part by dZ32dx.

#### dZdy register

												_																				-
Address	Bas	e A	ddre	ss+	008	8н							<u> </u>																			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	S								Ir	nt															Frac	;						
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is a Y direction inclination value of the Z component. Set this register when using depth test by DrawTrap and polygon drawing. In Z value 32-bit mode, only the sign part and decimal part are enabled, and specify the integer part by dZ32dy.

## Z32s register

Address	Bas	e A	ldre	ss+	008	Сн																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												•	•		•	Ir	nt	•		•							•			•		
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register is used in Z value 32-bit mode.

DrawTrap (triangle), Draw:PolygonEnd (polygon): Specify the decimal part by Zs.

DrawLine (straight line): Tspecify the decimal part by LZs.

#### dZ32dx register

Address	Bas	e Ad	ldre	ss+	009	Он																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																Iı	nt															
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register is used in Z value 32-bit mode. Specify the sign part and decimal part by dZdx.

#### dZ32dy register

Address	Bas	se A	ddre	ss+	009	$4_{ m H}$																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			•	•	•							•				Ir	nt										1		•			
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register is used in Z value 32-bit mode.

DrawTrap (triangle), Draw:PolygonEnd (polygon): Specify the sign part and decimal part by dZdy.

DrawLine (straight line): Specify the sign part and decimal part by LZde.

#### Fs register

Address	Bas	e Ao	ldre	ss+	00A	$0_{\rm H}$																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	0								Ir	nt					Ŧ	À					4	7			Frac	;						
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is an initial value of the fog component. Set this register when using fog by DrawPixel, DrawTrap, and polygon drawing.

## $dFdx\ register$

Address	Bas	e Ao	ldre	ss+	00A	$4_{ m H}$																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	S								Ir	nt				_	•										Frac	:				•		
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is an X direction inclination value of the fog component. Set this register when using fog by DrawTrap and polygon drawing.

## dFdy register

411	T.				00.4	^																										=
Address	Bas	se A	ddre	ss +	00A	8н																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	S	4							Ir	nt															Frac	;						
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is a Y direction inclination value of the fog component. Set this register when using fog by DrawTrap and polygon drawing.

#### S0s register

Address	Bas	e Ao	ldre	ss+	00C	Он																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		$\mathbf{S}$								Int														$\operatorname{Fr}$	ac							
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is an initial value of the S component of texture 0. Set this register when using texture 0 by DrawPixel, DrawTrap, and polygon drawing.

## $dS0dx\ register$

Address	Bas	e Ad	ldre	ss+	00C	$4_{ m H}$																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		$\mathbf{S}$								Int														Fr	ac							
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is an X direction inclination value of the S component of texture 0. Set this register when using texture 0 by DrawTrap and polygon drawing.

#### dS0dy register

Address	Bas	e Ad	ldre	ss+	00C	8н																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		$\mathbf{S}$								Int														Fr	ac							
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is a Y direction inclination value of the S component of texture 0. Set this register when using texture 0 by DrawTrap and polygon drawing.

## T0s register

Address	Bas	e A	ldre	ss+	00C	Сн																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		$\mathbf{S}$								Int					Ŧ	À					4	7		Fr	ac							
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is an initial value of the T component of texture 0. Set this register when using texture 0 by DrawPixel, DrawTrap, and polygon drawing.

## dT0dx register

									$\overline{}$																							
Address	Bas	se A	ddre	ss+	00D	0Н				4		1																				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		S							1	Int														Fr	ac							
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0 =	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is an X direction inclination value of the T component of texture 0. Set this register when using texture 0 by DrawTrap and polygon drawing.

## dT0dy register

	1		_	_	_																											-
Address	Bas	se A	ldre	ss+	00D	$4_{ m H}$																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		S								Int														Fr	ac							
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is a Y direction inclination value of the T component of texture 0. Set this register when using texture 0 by DrawTrap and polygon drawing.

## $Q0s\ register$

Address	Bas	e Ao	ldre	ss+	00D	8н																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				0				Int												Fr	ac											
R/W	R	R	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is an initial value of the Q component of texture 0. Set this register when using perspective correction of texture 0 by DrawPixel, DrawTrap, and polygon drawing.

#### dQ0dx register

Address	Bas	e A	ddre	ss+	00D	Сн																					T					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				$\mathbf{S}$				Int												Fr	ac											
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is an X direction inclination value of the Q component of texture 0. Set this register when using perspective correction of texture 0 by DrawTrap and polygon drawing.

## dQ0dy register

Address	Bas	e A	ddre	ss+	00E	Он																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			•	S				Int						•	=	À				Fr	ac						•					
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is a Y direction inclination value of the Q component of texture 0. Set this register when using perspective correction of texture 0 by DrawTrap and polygon drawing.

## S1s register

Address	Bas	e Ao	ldre	ss+	00E	$4_{ m H}$																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		S							1	Int				_										Fr	ac							
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is an initial value of the S component of texture 1. Set this register when using texture 1 by DrawPixel, DrawTrap, and polygon drawing.

## dS1dx register

Address	Bas	se Ao	ldre	ss+	00E	28н																										
Bit	31	30					25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		S								Int														Fr	ac							
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is an X direction inclination value of the S component of texture 1. Set this register when using texture 1 by DrawTrap and polygon drawing.

## $dS1dy\ register$

Address	Bas	e Ao	ldre	ss+	00E	Сн																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		$\mathbf{S}$								Int														$\operatorname{Fr}$	ac							
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is a Y direction inclination value of the S component of texture 1. Set this register when using texture 1 by DrawTrap and polygon drawing.

#### T1s register

Address	Bas	e Ao	ldre	ss+	00F	Он																					T					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		$\mathbf{S}$								Int														Fr	ac							
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is an initial value of the T component of texture 1. Set this register when using texture 1 by DrawPixel, DrawTrap, and polygon drawing.

## dT1dx register

Address	Bas	e Ao	ldre	ss+	00F	$4_{ m H}$																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		S								Int		•			7	À				•	4			Fr	ac	•	•					
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is an X direction inclination value of the T component of texture 1. Set this register when using texture 1 by DrawTrap and polygon drawing.

## $dT1dy\ register$

Address	Bas	e Ao	ddre	ss+	00F	8н																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		S	•						1	Int				_										Fr	ac					•		
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is a Y direction inclination value of the T component of texture 1. Set this register when using texture 1 by DrawTrap and polygon drawing.

## Q1s register

Address	Bas	se Ao	ddre	ss+	00F	Сн																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				0	•		•	Int							•					Fr	ac						•					
R/W	R	R	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is an initial value of the Q component of texture 1. Set this register when using perspective correction of texture 1 by DrawPixel, DrawTrap, and polygon drawing.

## dQ1dx register

Address	Bas	e Ao	ldre	ss+	010	0н																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				S				Int												Fr	ac											
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is an X direction inclination value of the Q component of texture 1. Set this register when using perspective correction of texture 1 by DrawTrap and polygon drawing.

#### dQ1dy register

Address	Bas	e A	ddre	ss+	010	$4_{ m H}$																					7					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				$\mathbf{S}$				Int												Fr	ac											
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This is a Y direction inclination value of the Q component of texture 1. Set this register when using perspective correction of texture 1 by DrawTrap and polygon drawing.

#### LZs register

Address	Bas	e Ao	ldre	ss+	015	$4_{ m H}$																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	0								Ir	nt		•			7	À				•	Á				Frac	;	•	•	•			
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Use this register when setting the Z initial value by DrawLine.

In Z value 32-bit mode, only the decimal part is enabled, and specify the integer part by Z32s.

## $LZde\ register$

Address	Bas	se Ao	ldre	ss+	015	8н										=																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	S								Ir	nt				-											Frac	:						
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Use this register when setting the Z inclination value (main axis direction) by DrawLine.

In Z value 32-bit mode, only the sign part and decimal part are enabled, and specify the integer part by dZ32dy.

#### Tcolor register

Address	Bas	e Ad	ldre	ss+	0280	O <sub>H</sub>	7																									
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Color																															
R/W	RW																															
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit 31-0 Color

Sets the transparent color for BitBlt. For 16-bit color, sets a transparent color to lower 16 bits; for 8-bit color, sets a transparent palette code to lower 8 bits. Sets arrangement of the color components in the color data by CO of the MDR0 register (change of the arrangement is the same as for FC).

## $Form Color\ register$

Address	Bas	e Ad	ldre	ss+	028	$4_{ m H}$																										
Bit	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0															0																
Name	Color																															
R/W	RW																															
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit 31-0 Color

Sets the forming color for BitBlt. For 16-bit color,sets a transparent color to lower 16 bits; for 8-bit color, sets a transparent palette code to lower 8 bits. Sets arrangement of the color components in the color data by CO of the MDR0 register (change of the arrangement is the same as for FC).

## LINEEXT register

Address	Bas	e A	ddre	ss+	028	8н																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																												4				
R/W		R														RW								F	?							
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit 16 BPM (Broken Pattern Mode)

Sets broken line pattern drawing mode

- O Draws a broken line pattern vertical to the main axis (this operation is compatible with MB86290A).
- 1 Draws a broken line pattern vertical to the theoretical line.

## BLDTU00 register

Address	Bas	e A	ddre	ss+	02A	Он																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		S	RC2	Α		SR	C2R	GB		Sl	RC1	A		SR	C1R	GB		S	RC0	Α		SR	COR	GB		FUN	ICA		F	UNC	CRG	В
R/W				R		RW		R		RW		R		RW				RW		R		RW			R	W			RV	W		
Initial	0	0	0	0 0 0 0 0					0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0

# Sets the blend processing of texture unit 0.

Bit 3-0 FUNCRGB (Blender Function for RGB)

Specifies operation mode of the pixel blender.

0000	REPLACE (initial value)	${ m Arg}0$
0001	MODULATE	Arg0 * Arg1
0010	ADD	Arg0 + Arg1
0011	ADD_SIGNED	${ m Arg0}+{ m Arg1}\cdot 0.5~(0.5~{ m is~the~value~for~when~the~Arg~max~value~is~"1"}.$ This value varies with each format.)
0100	INTERPOLATE	Arg0 * Arg2 + Arg1 * (1 – Arg2)
0101	SUBTRACT	Arg0 - Arg1
0110	DOT3_RGB	4 * ((Arg0r - 0.5) * (Arg1r - 0.5) + (Arg0g - 0.5) * (Arg1g - 0.5)
0111	DOT3_RGBA	+(Arg0b - 0.5) * (Arg1b - 0.5)
1000	ROP	Raster Operation (Function is set by MDR1/2:LOG)

#### Bit 7-4 FUNCA (Blender Function for A)

Specifies operation mode of the pixel blender.

0000	REPLACE (initial value))	m Arg0
0001	MODULATE	Arg0 * Arg1
0010	ADD	Arg0 + Arg1
0011	ADD_SIGNED	Arg0 + Arg1 - 0.5
		(0.5 is the value for when the Arg max value is "1". This value varies with each format.)
0100	INTERPOLATE	Arg0 * Arg2 + Arg1 * (1 - Arg2)
0101	SUBTRACT	Arg0 - Arg1
1000	ROP	Raster Operation (Function is set by MDR1/2:LOG)

#### Bit 8-10 SRC0RGB (Source Arg0 RGB)

Specifies which of these to assign as the RGB component of the pixel blender Arg0.

000	CONSTANT (initial	Uses the BLDRCONST value.
001	value)	
001	PRIMARY_COLOR	Uses the fragment color value before the pixel blender is activated.
010	BUFFER_COLOR	Uses the pixel color value written in the frame buffer.
011	PREVIOUS	For BLDTU10, uses the output result of texture unit 0. For other
		registers, uses the same value as PRIMARY_COLOR.
100	TEXTURE0	Uses the texture assigned to texture unit 0.
101	TEXTURE1	Uses the texture assigned to texture unit 1.

#### Bit 12-14 SRC0A (Source Arg0 A)

Specifies which of these to assign as the "A" component of the pixel blender  ${\rm Arg}0.$ 

000	CONSTANT (initial value)	Uses the BLDRCONST value.
001	PRIMARY_COLOR	Uses the fragment color value before the pixel blender is activated.
010	BUFFER_COLOR	Uses the pixel color value written in the frame buffer.
011	PREVIOUS	For BLDTU10, uses the output result of texture unit 0. For other registers, uses the same value as <b>PRIMARY_COLOR</b> .
100	TEXTURE0	Uses the texture assigned to texture unit 0.
101	TEXTURE1	Uses the texture assigned to texture unit 1.

Bit 16-18		RGB (Source Arg1 RGB)	
			as the RGB component of the pixel blender Arg1.
	000	CONSTANT (initial value)	Uses the BLDRCONST value.
	001	PRIMARY_COLOR	Uses the fragment color value before the pixel blender is activated.
	010	BUFFER_COLOR	Uses the pixel color value written in the frame buffer.
	011	PREVIOUS	For BLDTU10, uses the output result of texture unit 0. For other registers, uses the same value as <b>PRIMARY COLOR</b> .
	100	TEXTURE0	Uses the texture assigned to texture unit 0.
	101	TEXTURE1	Uses the texture assigned to texture unit 1.
Bit 20-22	SRC1A	(Source Arg1 A)	
	Specifi	es which of these to assign	as the "A" component of the pixel blender Arg1.
	000	CONSTANT (initial value)	Uses the BLDRCONST value.
	001	PRIMARY_COLOR	Uses the fragment color value before the pixel blender is activated.
	010	BUFFER_COLOR	Uses the pixel color value written in the frame buffer.
	011	PREVIOUS	For BLDTU10, uses the output result of texture unit 0. For other registers, uses the same value as <b>PRIMARY_COLOR</b> .
	100	TEXTURE0	Uses the texture assigned to texture unit 0.
	101	TEXTURE1	Uses the texture assigned to texture unit 1.
Bit 24-26		RGB (Source Arg2 RGB)	
	Specifi	es which of these to assign	as the RGB component of the pixel blender Arg2.
	000	CONSTANT (initial value)	Uses the BLDRCONST value.
	001	PRIMARY_COLOR	Uses the fragment color value before the pixel blender is activated.
	010	BUFFER_COLOR	Uses the pixel color value written in the frame buffer.
	011	PREVIOUS	For BLDTU10, uses the output result of texture unit 0. For other registers, uses the same value as PRIMARY_COLOR.
	100	TEXTURE0	Uses the texture assigned to texture unit 0.
	101	TEXTURE1	Uses the texture assigned to texture unit 1.
Bit 28-30	SRC2A	(Source Arg2 A)	
	Specifi	es which of these to assign	as the A component of the pixel blender Arg2.
	000	CONSTANT (initial value)	Uses the BLDRCONST value.
	001	PRIMARY_COLOR	Uses the fragment color value before the pixel blender is activated.
	010	BUFFER_COLOR	Uses the pixel color value written in the frame buffer.
	011	PREVIOUS	For BLDTU10, uses the output result of texture unit 0. For other registers, uses the same value as <b>PRIMARY_COLOR</b> .
	100	TEXTURE0	Uses the texture assigned to texture unit 0.
	101	TEXTURE1	Uses the texture assigned to texture unit 1.

#### BLDTU01 register

Address	Bas	se A	ddre	ss+	02A	$4_{ m H}$																									
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9 8	7	6	5	4	3	2	1	0
Name											OP	2A				P2 3B			OP	P1A			OP1 RGB			OF	P0A			OF RG	
R/W	R   R   R   R   R   R   R   R   R   R						R	RV	N	R	R	R	W	R	R	R	W	R	R	RW	R	R	R	W	R	R	RV	W			
Initial	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0 0	0	0	1	0	0	0	0	0

Sets the blend processing of texture unit 0.

Bit 0-1 OPORGB (Blender Operation for RGB of Arg0 )

Specifies the transformation expression for the RGB component of the pixel blender Arg0.

 00
 SRC\_COLOR (initial value)
 (R, G, B)

 01
 ONE\_MINUS\_SRC\_COLOR
 (1-R, 1-G, 1-B)

 10
 SRC\_ALPHA
 (A, A, A)

 11
 ONE\_MINUS\_SRC\_ALPHA
 (1-A, 1-A, 1-A)

Bit 4-5 OP0A (Blender Operation for A of Arg0 )

Specifies the transformation expression for the A component of the pixel blender Arg0.

10 SRC\_ALPHA (initial value) (A)11 ONE\_MINUS\_SRC\_ALPHA (1-A)

Bit 8-9 OP1RGB (Blender Operation for RGB of Arg1 )

Specifies the transformation expression for the RGB component of the pixel blender Arg1.

 00
 SRC\_COLOR (initial value)
 (R, G, B)

 01
 ONE\_MINUS\_SRC\_COLOR
 (1-R, 1-G, 1-B)

 10
 SRC\_ALPHA
 (A, A, A)

 11
 ONE\_MINUS\_SRC\_ALPHA
 (1-A, 1-A, 1-A)

Bit 12-13 OP1A (Blender Operation for A of Arg1 )

Specifies the transformation expression for the "A" component of the pixel blender  ${\rm Arg}1.$ 

10 SRC\_ALPHA (initial value) (A)
11 ONE\_MINUS\_SRC\_ALPHA (1-A)

Bit 16-17 OP2RGB (Blender Operation for RGB of Arg2)

Specifies the transformation expression for the RGB component of the pixel blender Arg2.

 00
 SRC\_COLOR (initial value)
 (R, G, B)

 01
 ONE\_MINUS\_SRC\_COLOR
 (1-R, 1-G, 1-B)

 10
 SRC\_ALPHA
 (A, A, A)

 11
 ONE\_MINUS\_SRC\_ALPHA
 (1-A, 1-A, 1-A)

Bit 20-21 OP2A (Blender Operation for A of Arg2 )

Specifies the conversion expression for the "A" component of the pixel blender  ${\rm Arg2}$  .

10 SRC\_ALPHA (initial value) (A)11 ONE\_MINUS\_SRC\_ALPHA (1-A)

## BLDTU10 register

Address	Bas	e A	ldre	ss+	02A	.8н																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		S	RC2	A		SR	C2R	GB		S	RC1	A		SR	C1R	GB		S	RC0	Α		SR	COR	GB		FUN	ICA		F	UNO	CRG	В
R/W				R		RW		R		RW		R		RW				RW		R		RW			R	W			R	W		
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0	0

Sets the blend processing of texture unit 1.

This register has the same fields as BLDTU00, but its initial value is different from that of the BLDTU00 register.

## BLDTU11 register

Address	Bas	Base Address + 02Ac <sub>H</sub> 31   30   29   28   27   26   25   24   23   22   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0   OP2A																													
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9 8	7	6	5	4	3	2	1	0
Name																			OP	1A						OP	0A				
R/W	R   R   R   R   R   R   R   R   R							R	R	W	R	R	R	W	R	R	R	w	R	R	RW	R	R	R	W	R	R	RV	W		
Initial	0	0 0 0 0 0 0 0 0 0									1	0	0	0	0	0	0	0	1	0	0	0	0 0	0	0	1	0	0	0	0	0

Sets the blend processing of texture unit 1.

This register has the same fields as BLDTU01, but its initial value is different from that of the BLDTU01 register.

#### BLDCONST register

Address	Bas	se Ad	ldre	ss+	02F	Он																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				I	₹							(	j				À			F	3							A	A			
R/W																R	N															
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register is referenced when the pixel blender selects CONSTANT as the source.

Specify each component using 8 bits irrespective of color mode.

## BLPO register (Broken Line Pattern Offset)

Address	Bas	e Ao	ldre	ss+	03E	Он																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Á									•														·						BCR		
R/W			7		7									R																RW		
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1

Stores the bit number of a broken line pattern that is set to the BLP register when drawing a broken line. This register is incremented or decremented every time one pixel is drawn. Setting a value to this register allows drawing a broken line pattern from an arbitrary starting position. When no write is performed to this register, the position of the broken line pattern is kept.

#### MDR0 register

Address	Bas	e A	ldre	ss+	042	Он																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PX							СО			7	P				(	F						CV	CX					BS	V	BS	H
Ivanie	$\mathbf{C}\mathbf{M}$							CO			-	11					T.						01	OA					Di	<i>y</i>	DL	)11
R/W	RW	R	R	R	R	R	R	RW	R	R	R	W	R	R	R	R	W	R	R	R	R	R	RW	RW	R	R	R	R	R	W	R	W
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit 1-0 BSH (Bitmap Scale Horizontal)

Sets the horizontal double size/half size function when drawing a bit pattern for BltDraw.

00: Magnification is 1 (initial value) Performs neither double size processing nor half size processing.

Magnification is 2
 Performs double size processing.
 Magnification is 1/2
 Performs half size processing.

Bit 3-2 BSV (Bitmap Scale Vertical)

Sets the vertical double size/half size function when drawing a bit pattern for BltDraw.

00: Magnification is 1 (initial value) Performs neither double size processing nor half size processing.

Magnification is 2 Performs double size processing.
 Magnification is 1/2 Performs half size processing.

Bit 8 CX (Clip X enable)

Sets whether to enable or disable the  $\boldsymbol{X}$  direction clipping function.

Disable (initial value)
 Does not perform X direction clipping.
 Enable
 Performs X direction clipping.

Bit 9 CY (Clip Y enable)

Sets whether to enable or disable the Y direction clipping function.

0: Disable (initial value) Does not perform Y direction clipping.

1: Enable Performs Y direction clipping.

Bit 16-15 CF (Color Format)

Sets the color mode of the frame buffer.

00: 8 bits/pixel (initial value) Mode in which it is assumed that color is used as palette code

01: 16 bits/pixel Mode in which each color component of RGB is 5 bits and the "A"

component is 1 bit

10: 32 bits/pixel Mode in which each color component of RGBA is 8 bits

Bit 21-20 ZP (Z Precision)

Sets the precision of the Z value used for hidden surface removal.

16 bits/Z (initial value)
8 bits/Z
8 bits/Z
Mode in which the Z value is 16 bits
8 bits/Z
Mode in which the Z value is 8 bits
32 bits/Z
Mode in which the Z value is 32 bits

Bit 24 CO (Color Order)

Sets how to arrange the color components in color data and pixel provided by the display list and BitBlt function. This bit is enabled when drawing by 16-bit color and 32-bit color.

Register whose write operation is changed by CO, is FC and BC. When CO=0, input value "ARGB" is rearranged to "RGBA" and written to the register. When CO=1, input value "ARGB" is written to the register without being rearranged.

Display list whose color component arrangement is changed by CO, is the BorderColor field of RegTexture and the RGBA field of SetVertex/DrawVertex.

0: ARGB (initial value) Format compatible with CREMSON and GYGES

1: RGBA Format used by OpenGL

Bit 31 PXCM (Pixel Center Mode)

Be sure to set "1" to this bit. The initial value is "0".

#### MDR1 register

Address	Bas	e A	ddre	ss+	042	$4_{ m H}$																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						LW			TU 0	TU 1	В	SP	BL	B W	BP D	FO G					LO	)G		В	M	Z W		ZCL		ZC	AS	S M
R/W	R	R	R			RW			RW	RW	R	W	RW	RW	RW	RW	R	R	R		R	W		R	W	RW		RW		RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0

Bit 0 SM (Shading Mode)

Sets shading mode.

0: Flat (initial value) Flat shading1: Gouraud Gouraud shading

Bit 1 AS (Alpha shading mode)

Performs the same interpolation processing as Gouraud shading, for alpha blend ratio.

Flat (initial value)GouraudAlpha flat shadingHopa Gouraud shading

Bit 2 ZC (Z Compare mode)

Sets whether to enable or disable Z value comparison mode. When the command is *DrawPixelZ*, "Z" comparison is performed irrespective of the ZC value. The ZC value does not change when forcibly comparing.

0: Disable (initial value) Does not perform Z comparison processing.

1: Enable Performs Z comparison processing.

Bit 5-3 ZCL (Z Compare Logic)

Sets the comparison expression when comparing Z value.

000: NEVER 001: ALWAYS LESS 010: 011: LEQUAL 100: **EQUAL** 101: **GEQUAL** GREATER 110: NOTEQUAL 111:

Bit 6 ZW (Z Write mask)

Sets whether to mask the write of "Z" value, in Z value comparison mode. Even when the write mask of "Z" value is specified, comparison itself is performed.

Does not mask (initial Writes the "Z" value

1: Masks. Does not write the "Z" value.

Bit 8-7 BM (Blend Mode)

Sets blend mode for the line function.

00: Normal (initial value) Does not perform blend processing.
 01: Alpha blend Performs alpha blend processing.

Drawing with logical Performs drawing with logical operation by the operation mode set to

operation LOG of the MDR1 resgister.

#### Bit 12-9 LOG (Logical operation)

Specifies the logical operation type when performing the drawing with logical operation.

0000: CLEAR 0001: AND

0010: AND REVERSE0011: COPY (initial value)0100: AND INVERTED

NOP 0101: 0110: XOR 0111: OR 1000: NOR 1001: **EQUIV INVERT** 1010: OR REVERSE 1011: 1100: COPY INVERTED 1101: OR INVERTED 1110: NAND

1111: SET

#### Bit 16 FOG (Fog Enable)

Sets whether to enable or disable the fog function.

0: Disable (initial value)

1: Enable

#### Bit 17 BPD (Broken Pattern Direction)

Sets whether to set the reference starting direction to "upper bit" > lower bit" or "lower bit" > upper bit" when drawing broken line.

): Reference from upper bit Setting compatible with existing products (initial value)

1: Reference from lower bit Setting compatible with OpenGL

## Bit 18 BW (BC MSB Write)

Sets a value written to the MSB (CO of MDR0 = 0) or LSB (CO of MDR0 = 1) of a pixel drawn by BC when drawing broken line.

The MSB (CO of MDR0 = 0) or LSB (CO of MDR0 = 1) of the BC is used to enable/disable transparency, so use this BW to set the MSB (CO of MDR0 = 0) or LSB (CO of MDR0 = 1).

This bit changes in conjunction with the BW bit of the MDR4 register.

0: Writes 0 (initial value).

1: Writes 1.

#### Bit 19 BL (Broken Line)

Sets whether to draw a broken line or solid line. This bit is ignored when a command is DrawPixel or DrawPixelZ.

0: Broken line (initial value)

1: Solid line

#### Bit 21-20 BP (Broken line Period)

Selects the cycle of the broken line pattern. This bit field is ignored when a command is *DrawPixel* or *DrawPixelZ*.

00: 32 bits (initial value)

01: 24 bits 10: 16 bits

#### Bit 22 TU1 (Texture Unit 1 enable)

Sets whether to enable or disable texture unit 1.

0: Disable (initial value)

1: Enable

Bit 23 TU0 (Texture Unit 0 enable)

Sets whether to enable or disable texture unit 0.

0: Disable (initial value)

1: Enable

Bit 28-24 LW (Line Width)

Sets the line width at the time of line drawing. This bit field is ignored when a command is DrawPixel or

DrawPixelZ.

00000: 1 pixel (initial value).

00001: 2 pixels. : :

11111: 32 pixels.

## MDR2 register

Address	Bas	se A	ddre	ss+	042	8н																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			TU 0	TU 1												FO G					LO	ЭG		В	M	Z W		ZCL		ZC	AS	S M
R/W	R	R	RW	RW	R	R	R	R	R	R	R	R	R	R	R	RW	R	R	R		R	W		R	W	RW		RW		RW	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0

Bit 0 SM (Shading Mode)

Sets shading mode.

0: Flat (initial value) Flat shading1: Gouraud Gouraud shading

Bit 1 AS (Alpha shading mode)

Performs the same interpolation processing as Gouraud shading, for alpha blend ratio.

Flat (initial value)GouraudAlpha flat shadingAlpha Gouraud shading

Bi t2 ZC (Z Compare mode)

Sets whether to enable or disable Z value comparison mode.

 $0: \quad \ \ \text{Disable (initial value)} \qquad \ \ \text{Does not perform ``Z'' comparison processing}.$ 

1: Enable Performs "Z" comparison processing.

Bit 5-3 ZCL (Z Compare Logic)

Sets the comparison expression when comparing "Z" value.

 Sets the comparison

 000:
 NEVER

 001:
 ALWAYS

 010:
 LESS

 011:
 LEQUAL

 100:
 EQUAL

 101:
 GEQUAL

 110:
 GREATER

NOTEQUAL

Bit 6 ZW (Z Write mask)

111:

Sets whether to mask the write of the "Z" value, in Z value comparison mode. Even when the write mask of "Z" value is specified, comparison itself is performed.

0: Does not mask (initial Writes the "Z" value.

1: Masks. Does not write the "Z" value.

Bit 8-7 BM (Blend Mode)

Sets blend mode.

00: Normal (initial value) Does not perform blend processing.

01: Alpha blend Performs alpha blend processing using the transparency ratio to the ALF

regisetr.

Drawing with logical Performs drawing with logical operation by the operation mode set to LOG

operation of the MDR2 resgister.

Bit 12-9 LOG (Logical operation)

Specifies the logical operation type when performing the drawing with logical operation.

0000: CLEAR 0001: AND

0010: AND REVERSE0011: COPY (initial value)0100: AND INVERTED

0101: NOP 0110: XOR 0111: OR 1000: NOR 1001: **EQUIV** 1010: INVERT 1011: OR REVERSE COPY INVERTED 1100: 1101: OR INVERTED

1110: NAND1111: SET

Bit 16 FOG (Fog Enable)

Sets whether to enable or disable the fog function.

0: Disable (initial value)

1: Enable

Bit 28 TU1 (Texture Unit 1 enable)

Sets whether to enable or disable texture unit 1.

0: Disable (initial value)

1: Enable

Bit 29 TU0 (Texture Unit 0 enable)

Sets whether to enable or disable texture unit 0.

0: Disable (initial value)

1: Enable

#### MDR4 register

Address	Bas	e A	ddre	ss+	043	0н																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														BW							LC	)G		В	M			FE			TE	AS
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	RW	R	R	R	R	R		R	W		R	W	R	R	RW	R	R	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0

Bit 0 AS (Alpha Select 32BPP)

Sets whether to use the ALF value or the "A" component of the pixel as the alpha factor when performing alpha blending. This bit can be used only for 32-bit color mode. When the BM is other than alpha blending, this AS is ignored.

0: ALF (initial value).

1: "A" component of the pixel.

Bit 1 TE (Transparent Enable)

Sets whether to enable or disable transparent mode.

0: Disable (initial value) Does not perform transparent processing.

1: Enable Does not draw the pixels that match the transparent color set to Tcolor, using the

Blt function.

Bit 4 FE (Forming Enable)

Sets whether to enable or disable the forming mode.

0: Disable (initial value) Does not perform forming processing.

1: Enable Draws only the pixels in the drawing target positions that match the forming color

set to FormColor, using the Blt function.

Bit 8-7 BM (Blend Mode)

Sets blend mode for the Blt function.

00: Normal (initial value) Does not perform blend processing.

01: Alpha blend Performs alpha blend processing using the transparency ratio set to the ALF

register.

Drawing with logical Performs drawing with logical operation by the operation mode set to LOG of

the MDR2 resgister.

Bit 12-9 LOG (Logical operation)

Specifies the logical operation type when performing the drawing with logical operation.

0000: CLEAR

0001: AND

0010: AND REVERSE

operation

0011: COPY (initial value)

0100: AND INVERTED

0101: NOP

0110: XOR

0111: OR

1000: NOR

1001: EQUIV

1010: INVERT

1011: OR REVERSE

1100: COPY INVERTED

1101: OR INVERTED

1110: NAND

1111: SET

Bit 18 BW (BC MSB Write)

Sets a value written to the MSB (CO of MDR0 = 0) or LSB (CO of MDR0 = 1) of a pixel drawn by BC when drawing

The MSB (CO of MDR0 = 0) or LSB (CO of MDR0 = 1) of the BC is used to enable/disable transparency, and so use this BW to set the MSB (CO of MDR0 = 0) or LSB (CO of MDR0 = 1).

This bit changes in conjunction with the BW bit of the MDR1 register.

0: Writes 0 (initial value).

1: Writes 1.

## MDR5 register

Address	Bas	se A	ddre	ss+	043	$4_{ m H}$																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														A	TFU.	NC	BL	FUI	NCD	ST	BL	FUI	NCS.	RC							AT E	BF E
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R		RW			R	W			R	W		R	R	R	R	R	R	RW	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

Bit 0 BFE (Blend Function Enable)

Sets blend function mode. Alpha blend must be enabled.

0: Disable (initial value) Does not perform the blend function processing.

1: Enable Performs the blend function processing.

Bit 1 ATE (Alpha Test Enable)

Sets alpha test mode. Alpha blend must be enabled.

0: Disable (initial value) Does not perform alpha test processing.

1: Enable Performs alpha test processing.

Bit 8-11 BLFUNCSRC (Blend Function of Source)

Sets how to calculate the source blend ratio when performing alpha blending.

0000 ZERO

0001 ONE (initial value)

0010 DST\_COLOR

0011 SRC\_COLOR

0100 ONE\_MINUS\_DST\_COLOR

 $0101 \qquad ONE\_MINUS\_SRC\_COLOR$ 

0110 SRC\_ALPHA

0111 ONE\_MINUS\_SRC\_ALPHA

1000 DST\_ALPHA

1001 ONE\_MINUS\_DST\_ALPHA

1010 SRC\_ALPHA\_SATURATE

Bit 15-12 BLFUNCDST (Blend Function of Destination)

Sets how to calculate the destination blend ratio when performing alpha blending.

0000 ZERO

0001 ONE (initial value)

0010 DST\_COLOR

0011 SRC\_COLOR

0100 ONE\_MINUS\_DST\_COLOR

0101 ONE\_MINUS\_SRC\_COLOR

0110 SRC\_ALPHA

0111 ONE\_MINUS\_SRC\_ALPHA

1000 DST\_ALPHA

1001 ONE\_MINUS\_DST\_ALPHA

 $1010 \qquad {\rm SRC\_ALPHA\_SATURATE}$ 

Bit 18-16 ATFUNC (Alpha Test Function)

Specifies how to test when performing alpha blending.

000 NEVER

001 ALWAYS (初期値)

010 LESS

011 LEQUAL

100 EQUAL

101 GEQUAL

110 GREATER

111 NOTEQUAL

#### MDR6 register

Address	Bas	e A	ddre	ss+	043	8н																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														D	PPA	ss		D	PFA	IL		s	FAI	L		ST	'FU1	NC				ST CE
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R		RW		R		RW		R		RW		R		RW		R	R	R	RW
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

Bit 0 STCE (Stencil Test Enable)

Sets whether to enable or disable stencil test.

0: Disable (initial value) Does not perform stencil test processing and stencil buffer update.

1: Enable Performs stencil test processing and stencil buffer update.

#### Bit 4-6 STFUNC (Stencil Test Function)

Specifies how to compare with the reference value when performing stencil test.

000 NEVER

001 ALWAYS (initial value)

010 LESS

011 LEQUAL

100 EQUAL

101 GEQUAL110 GREATER

111 NOTEQUAL

#### Bit 8-10 SFAIL (Stencil Test Fail function)

Specifies how to update the stencil buffer for when the STFUNC condition is not met when performing stencil test.

000 KEEP (initial value)

001 ZERO

010 REPLACE

011 INCR

100 DECR

101 INVERT

110 INCR\_WRAP

111 DECR\_WRAP

## Bit 12-14 DPFAIL (Depth Test Fail Function)

Specifies how to update the stencil buffer for when the condition is not met when performing depth test.

000 KEEP (initial value)

001 ZERO

010 REPLACE

011 INCR

100 DECR

101 INVERT

110 INCR\_WRAP

111 DECR\_WRAP

#### Bit 16-18 DPPASS (Depth Test Pass Function)

Specifies how to update the stencil buffer for when the condition is met when performing depth test.

000 KEEP (initial value)

001 ZERO

010 REPLACE

011 INCR

100 DECR

101 INVERT

110 INCR\_WRAP

111 DECR\_WRAP

## MDR7 register

Address	Bas	e Ad	ddre	ss+	043	Сн																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																								FO GC RD								
R/W												R												RW				F	3			
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit 8 FOGCRD (Fog Coordinates select)

Sets whether to use the "Z" value or fog coordinate as a value used to calculate the fog factor.

1: Z (initial value) Uses the "Z" value.1: FogCoord Uses the fog coordinate.

## FBR register (Frame buffer Base)

Address	Bas	e Ad	ddre	ss+	044	Он																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														FB	ASE											4						
R/W	]	R												R	W							#							I	R		
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit 29-6 FBASE (Frame buffer Base address)

Base address of the drawing frame. Even when a value is written to bit 5-0 and bit31-30, these values are ignored and treated as value "0".

## XRR register (X Resolution)

Address	Bas	е А	ddre	ss+	044	$4_{ m H}$																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							•		Ţ	À		7			T		·					•			Σ	RE	S					
R/W								1		R																RW						
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit 12-0 XRES (X Resolution)

Sets the horizontal resolution of the drawing frame using a pixel count. Set tThe value of "4096" or smaller in increments of 16. Be sure to set "0" to bit 0-3.

When using the BitBlt function, the horizontal length of the drawing frame must be aligned on an 8-byte boundary. With color mode in mind, set a horizontal pixel count that is 8-byte aligned.

## ZBR register (Z buffer Base

Address	Bas	e Ac	ldre	ss+	044	8н																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														ZBA	ASE																	
R/W	I	}												R	W														I	R		
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit 29-6 ZBASE (Z buffer Base address)

Base address of the "Z" buffer. Even when a value is written to bit 5-0 and bit 31-30, these values are ignored and treated as value "0".

## TBR register (Texture memory Base)

Address	Bas	e Ad	ldre	ss+	044	Сн																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				•										TB	ASE			•														
R/W	I	₹		W R																												
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register is for upward compatibility; Fujitsu recommends that this register be specified by the *RegTexture* command in KOTTOS,.

Bit 29-6 TBASE (Texture memory Base address)

Base address of texture. Even when a value is written to bit 5-0 and bit 31-30, these values are ignored and treated as value "0". Specification by this register is only reflected in 2 entries: texture ID:0 and texture ID:1.

## PFBR register (Polygon Flag-Buffer Base)

Address	Bas	e Ad	ldre	ss+	045	0н																	1									
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			·										]	PFB	ASE	2									T					•		
R/W	I	}			PFBASE RW R																											
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit 29-6 PFBASE (Polygon Flag- buffer Base address)

Base address of the flag buffer used for polygon drawing. Even when a value is written to bit 5-0 and bit 31-30, these values are ignored and treated as value "0".

## CXMIN register (Clip X minimum)

Address	Bas	e A	ldre	ss+	045	$4_{ m H}$										1		Ā														
Bit	31	30	29	28	27	26	25	24	23	22		-	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									À		â			7											C	LIP	XMI	N				
R/W								_	¥	R					T											R	W					
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit 11-0 CLIPXMIN (Clip X minimum)

Specifies the upper left X coordinate in the clip frame.

## CXMAX register (Clip X maximum)

Address	Bas	e Address + 0458 <sub>H</sub> 30   29   28   27   26   25   24   23   22   21   20   19   18   17   16   15   14   13   12   11																														
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										•	·				•										C	LIPX	ΧMΑ	X			•	
R/W			A			1				R	t															R	W					
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit 11-0 CLIPXMAX (Clip X maximum)

Specifies the lower right  $\boldsymbol{X}$  coordinate in the clip frame.

## CYMIN register (Clip Y minimum)

Address	Bas	e Ao	ldre	ss+	045	Сн																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									•																C	LIP	YMI	N				
R/W										R	:															R	W					
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit 11-0 CLIPYMIN (Clip Y minimum)

Specifies the upper left Y coordinate in the clip frame.

# CYMAX register (Clip Y maximum)

Address	Bas	ase Address + 0460 <sub>H</sub> 1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11																														
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																									Cl	LIPY	ΥMΑ	X				
R/W										R	;															R	W					
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit 11-0 CLIPYMAX (Clip Y maximum)

Specifies the lower right Y coordinate in the clip frame.

## TXS register

Address	Bas	e Ad	ddress + 0464 <sub>H</sub>   29   28   27   26   25   24   23   22   21   20   19   18   17   16   15     TXSN																								7					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						TXSN																				XSN	AI.	7		•		
R/W										W																W						
Initial	0	0	0	0	0															0	0	0	0	0	0	0	0	0	0	0	0	0

This register is for upward compatibility; Fujitsu recommends that this register be specified by the *RegTexture* command in KOTTOS.

Bit 12-0 TXSM (Texture Size M)

Indicates the X direction texture size. A power of "2" value in the range of "1 to 4096" can be specified. Do not specify values other than these values.

Specification by this bit is reflected only in texture ID:0.

0_0000_0000_0001:	M=1	0_0000_1000_0000:	M=128
0_0000_0000_0010:	M=2	0_0001_0000_0000:	M=256
0_0000_0000_0100:	M=4	0_0010_0000_0000:	M=512
0_0000_0000_1000:	M=8	0_0100_0000_0000:	M=1024
0_0000_0001_0000:	M=16	0_1000_0000_0000:	M=2048
0_0000_0010_0000:	M=32	1_0000_0000_0000:	M=4096
0_0000_0100_0000:	M=64	Other than the above	Setting is disabled.

Bit 28-16 TXSN (Texture Size N)

Indicates the Y direction texture size. A power of "2" value in the range of "1 to 4096" can be specified. Do not specify values other than these values.

Specification by this bit is reflected only in texture ID:0.

0_0000_0000_0001:	M=1	0_0000_1000_0000:	M=128
0_0000_0000_0010:	M=2	0_0001_0000_0000:	M=256
0_0000_0000_0100:	M=4	0_0010_0000_0000:	M=512
0_0000_0000_1000:	M=8	0_0100_0000_0000:	M=1024
0_0000_0001_0000:	M=16	0_1000_0000_0000:	M=2048
0_0000_0010_0000:	M=32	1_0000_0000_0000:	M=4096
0 0000 0100 0000:	M=64	Other than the above	Setting is disal

#### TIS register

Address	Bas																															
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				TISN TISM																												
R/W					W																		W									
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register is provided to maintain backward compatibility; Fujitsu recommends that, for KOTTOS, this register be specified by the RegTexture command.

Bit 12-0 TISM (Tile Size M)

Indicates the X direction tile size. A power of "2" value in the range of "1 to 4096" can be specified. Do not specify values other than these values. Specification by this bit is reflected only in texture ID:1.

0\_0000\_1000\_0000: M = 1280\_0000\_0000\_0001: M=10\_0000\_0000\_0010: M=20\_0001\_0000\_0000: M = 2560\_0000\_0000\_0100: 0\_0010\_0000\_0000: M=4M=5120\_0000\_0000\_1000: M=80\_0100\_0000\_00003 M = 10240\_0000\_0001\_0000: M = 160\_1000\_0000\_0000: M=2048 0\_0000\_0010\_0000: M = 321\_0000\_0000\_0000: M=4096

0\_0000\_0100\_0000: M=64 Other than the above Setting is disabled.

Bit 28-16 TISN (Tile Size N)

Indicates the Y direction tile size. A power of "2" value in the range of "1 to 4096" can be specified. Do not specify values other than these values. Specification by this bit is reflected only in texture ID:1.

0\_0000\_0000\_0001: 0\_0000\_1000\_0000: M = 128M=10\_0001\_0000\_0000: 0\_0000\_0000\_0010: M=2M = 2560\_0000\_0000\_0100: M=40\_0010\_0000\_0000: M=5120\_0000\_0000\_1000: M=80\_0100\_0000\_0000: M = 10240\_0000\_0001\_0000: M = 160\_1000\_0000\_0000: M = 20480\_0000\_0010\_0000: M = 321\_0000\_0000\_0000: M=4096

0\_0000\_0100\_0000: M=64 Other than the above Setting is disabled.

## ABR register (Alpha map Base)

Address	Bas	e Ad	ldre	ABASE																											
Bit	31	30	29	28	27	26	25	24	23 22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				ABASE																											
R/W	1	R		ADASE																	R										
Initial	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register is for upward compatibility; Fujitsu recommends that this register be specified by the *BltCopyAltAlphaMapP*, *BltCopyCompAlphaMapP* and *DrawRectAlphaMapP* commands in KOTTOS.

Bit 29-6 ABASE (Alpha-map Base address)

Sets the base address of the alpha map. Unlike existing models, bit5-3 is also enabled.

#### STCBR register (Stencil buffer Base)

Address	Bas	se Ac	ldre																													
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 (	)
Name				STCBASE																												
R/W	I	R		RW R																												
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	)

Bi t29-6 STCBASE (Stencil-buffer Base address)

Sets the base address of the stencil buffer when using stencil test.

#### COLMASK register (Color Mask)

Address	Bas	se A	ddre	ss+	047	Сн																										
Bit	31	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 STLMSK														16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		STLMSK																	]	[DX]	MSF	X .							R M	G M	B M	A M
R/W		STLMSK RW																	R	W					I	R		RW	RW	RW	RW	
Initial	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	1	1	1	1

Bit 0 AM (Alpha factor write Mask)

Sets whether to enable or disable write of the "A" component of RGBA when drawing pixel. This setting can be used for 16-bit color mode and 32-bit color mode.

0: Disable Does not write the "A" component.

1: Enable (initial value) Writes the "A" component.

Bit 1 BM (Blue factor write Mask)

Sets whether to enable or disable write of the "B" component of RGBA when drawing pixel. This setting can be used for 16-bit color mode and 32-bit color mode.

0: Disable Does not write the "B" component.

1: Enable (initial value) Writes the "B" component.

Bit 2 GM (Green factor write Mask)

Sets whether to enable or disable write of the "G" component of RGBA when drawing pixel. This setting can be used for 16-bit color mode and 32-bit color mode.

0: Disable Does not write the "G" component.

1: Enable (initial value) Writes the "G" component.

Bit 3 RM (Red factor write Mask)

Sets whether to enable or disable write of the "R" component of RGBA when drawing pixel. This setting can be used for 16-bit color mode and 32-bit color mode.

0: Disable Does not write the "R" component.

1: Enable (initial value) Writes the "R" component.

Bit 8-15 IDXMSK (Index write Mask)

Sets whether to enable or disable write to each bit when drawing pixel. This setting can be used for 8-bit color mode.

0: Disable Does not write to the relevant bit.

1: Enable (initial value) Writes to the relevant bit.

Bit 16-23 STLMSK (Stencil write Mask)

Sets whether to enable or disable write to each bit when writing stencil.

0: Disable Does not write to the relevant bit.

1: Enable (initial value) Writes to the relevant bit.

#### FC register (Foreground Color)

Address	Bas	e A	ldre	ss+	048	Он																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														FG	C8 /	FGC	216	/ FG	C32													
R/W																R	W															
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Interpretation of the value to be written changes due to the value of CO bit of the MDR0 register.

#### 8-bit color mode:

Bi t7-0 FGC8 (Foreground 8bit Color)

Sets the index color (color index code) for foreground.

Bit 31-8 Unused bits

#### 16-bit color mode (when the CO bit of the MDR0 register is "0"):

Bit 15-0 FGC16 (Foreground 16bit Color)

16-bit color data used as foreground color.

Bit 0 to 14 of an input value is written to bit1 to 15 of FC, and bit 15 of the input value is written to bit0 of

FC. For the rest, this register is the same as when the CO bit of the MDR0 register is "1".

Bit 31-16 Unused bits

# 32-bit color mode (when the CO bit of the MDR0 register is "0"):

Bit 31-0 FGC32 (Foreground 32bit Color)

32-bit color data used as foreground color.

Bit 0 to 24 of an input value is written to bit 8 to 31 of FC, and bit 25 to 31 of the input value is written to bit 0 to 7 of FC. For the rest, this register is the same as when the CO bit of the MDR0 register is "1".

#### 16-bit color mode (when the CO bit of the MDR0 register is "1"):

Bit 15-0 FGC16 (Foreground 16bit Color)

16-bit color data used as foreground color.

In Gouraud shading mode, bit1 to 15 is not used, but bit0 is used as bit0 of the drawing color written to

memory.

Bit 31-16 Unused bits

#### 32-bit color mode (when the CO bit of the MDR0 is "1"):

Bit 31-0 FGC32 (Foreground 32bit Color)

 $32\mbox{-bit}$  color data used as foreground color.

In Gouraud shading mode, bit 8 to 31 is not used, but bit 0 to 8 is used as bit 0 to 8 of the drawing color

written to memory.

# BC register

Address	Bas	e Ad	ldre	ss+	048	$4_{ m H}$																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	31   30   29   28   27   26   25   24   23   22   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0 BGC8 / BGC16 / BGC32																															
R/W																R	W															
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### 8-bit color mode:

Bit1 6-31

Bit 7-0 BGC8 (Background 8bit Color)

8-bit palette data used as the background color when drawing broken line and character.

Bit 14-8 Unused bits

Bit 15 BT (Background Transparency)

Sets whether to make the background color transparent.

0: Does not make the background color transparent (initial value).

Draws the background in a color set to BC.

1: Makes the background color Does not draw the background.

transparent.

Unused bits

# 16-bit color mode (when the CO bit of the MDR0 register is "0"):

Bit 14-0 BGC16 (Background 16bit Color)

16-bit color data used as the background color when drawing broken line and character.

Bit 0 to 14 of an input value is written to bit 1 to 15 of BC.

The MSB (bit 15) of an input value is used as BT, so set the bit 0 of BC using the MDR1 or MDR4 register.

Bit 15 BT (Background Transparency)

Sets whether or not to make the background color transparent.

0: Does not make the background color transparent (initial value).

Draws the background in a color set to BC.

1: Makes the background color transparent. Does not draw the background.

Bit 31-16 Unused bits

# 32-bit color mode (when the CO bit of the MDR0 register is "0"):

Bit 30-0 BGC32 (Background 32bit Color)

32-bit color data used as the background color when drawing broken line and character.

Bit 0 to 23 of an input value is written to bit 8 to 31 of BC, and bit 24 to 30 of the input value is written to bit 1 to 7 of BC. The MSB (bit31) of an input value is used as BT, and so set the bit 0 of BC using the MDB1 or MDB4 register.

 $\ensuremath{\mathsf{MDR1}}$  or  $\ensuremath{\mathsf{MDR4}}$  register.

Bit 31 BT (Background Transparency)

Sets whether to make the background color transparent.

0: Does not make the background color transparent (initial value). Draws the background in a color set to BC.

1:  $\frac{\text{Makes the background color}}{\text{transparent.}}$  Does not draw the background.

#### 16-bit color mode (when the CO bit of the MDR0 register is "1"):

Bit 0 BT (Background Transparency)

Sets whether to make the background color transparent.

0: Does not make the background color transparent (initial value).

Draws the background in a color set to BC.

1: Makes the background color transparent. Does not draw the background.

Bit 15-1 BGC16 (Background 16bit Color)

16-bit color data used as the background color fwhen drawing broken line and character.

The LSB (bit0) of an input value is used as BT, and so set the bit 0 of BC using the MDR1 or MDR4

register.

Bit 31-16 Unused bits

#### 32-bit color mode (when the CO bit of the MDR0 register is "1"):

Bit 0 BT (Background Transparency)

Sets whether to make the background color transparent.

0: Does not make the background color transparent (initial value).

Draws the background in a color set to BC.

1: Makes the background color Does not draw the background.

transparent.

Bit 31-1 BGC32 (Background 32bit Color)

32-bit color data used as the background color when drawing broken line and character.

The LSB (bit0) of an input value is used as BT, and so set the bit 0 of BC using the MDR1 or MDR4

register.

# ALF register

Address	Bas	e Ao	ldre	ss+	048	8н																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																												A	A			
R/W												I	R															R	W			
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit 7-0 A

Sets an alpha blending factor.  $00_H$  represents 0%; FFH represents 100%.

# BLP register

Address	Bas	e Ad	ldre	ss+	048	Сн																					1					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																BI	ĹΡ						1									
R/W																R	W						-									
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit 31-0 BLP

Sets a broken line pattern. When bit value is "1", foreground color is used for drawing; when bit value is "0", background color is used for drawing. 1 bit of a broken line pattern corresponds to 1 pixel of a line. To select the repeated length and reference direction of a broken line pattern, use BP and BPD of the MDR1 register. For bit arrangement of pattern data in each setting, see *Table 6.13* below.

Table 6.13 Bit Arrangement of Broken Line Pattern

M	DR1	Bit arrangement of pattern
BP	BPD	Dit arrangement of pattern
32 bits (00 <sub>H</sub> )	$MSB \rightarrow LSB (0_H)$	Bit 31-0
	LSB $\rightarrow$ MSB (1 <sub>H</sub> )	DI( 31 0
24 bits (01 <sub>H</sub> )	$MSB \rightarrow LSB (0_H)$	Bit 31-8
	LSB -> MSB (1 <sub>H</sub> )	Bit 23-0
16 bits (10 <sub>H</sub> )	$MSB \rightarrow LSB (0_H)$	Bit 31-16
	LSB $\rightarrow$ MSB (1 <sub>H</sub> )	Bit15-0

# ATR register (Alpha Test Reference factor)

Address	Bas	e Ad	ldre	ss +	0490	Он																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			·																						·			RE	FA	•	•	
R/W												I	R															R	W			
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit7-0 A

Sets an alpha factor value used as a reference for when using the alpha test function.

#### STCR register (Stencil Test Reference)

Address	Bas	e Ad	ldre	ss+	049	8н																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		31   30   29   28   27   26   25   24   23   22   21   20   19   18   17   16   15   14   STCMASK																								;	STC	REI	7			
R/W																																
Initial	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit 7-0 STCREF (Stencil Reference)

Sets a stencil value used as a reference for when using the stencil test function.

Bit 16-23 STCMASK (Stencil Mask)

Both the STCREF value and the stencil buffer value are compared with STCMASK after being ANDed.

#### FOGCOL register (Fog Color)

Address	Bas	e Ad	ldre	ss+	049	Сн																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FOGCOL8/16/32																															
R/W																R	W															
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Specifies the fog target color.

Interpretation of the value written changes due to the value of CO bit of the MDR0 register.

#### 8-bit color mode:

Bit 7-0 FOGCOL8 (Fog 8bit Color)

Color index code used as a fog color.

Bit 31-8 Unused bits

#### 16-bit color mode (when the CO bit of the MDR0 register is "0"):

Bit 15-0 FOGCOL16 (Fog 16bit Color)

16-bit color data used as a fog color.

Bit 0 to 14 of an input value is written to bit 1 to 15 of FOGCOL, and bit15 of the input value is written to

bit 0 of the FOGCOL resgiter.

For the rest, this register is the same as when the CO bit of the MDR0 resgiter is "1".

Bit 31-16 Unused bits

# 32-bit color mode (when the CO bit of the MDR0 register is "0"):

Bit 31-0 FOGCOL32 (Fog 32bit Color)

32-bit color data used as a fog color.

Bit 0 to 24 of an input value is written to bit 8 to 31 of FOGCOL, and bit 25 to 31 of the input value is written to bit 0 to 7 of the FOGCOL register. For the rest, this register is the same as when the CO bit of the MDR0 register is "1".

#### 16-bit color mode (when the CO bit of the MDR0 register is "1"):

Bit 15-0 FOGCOL16 (Fog 16bit Color)

16-bit color data used as a fog color

Bit 31-16 Unused bits

## 32-bit color mode (when the CO bit of the MDR0 register is "1"):

Bit 31-0 FOGCOL32 (Fog 32bit Color)

32-bit color data used as a fog color.

# REV register (Revision)

Address	Bas	e Ad	ldre	ss+	04B	$4_{ m H}$																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RI	EV															
R/W																I	₹															
Initial	0	0	1	0	0	1	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

This register returns a fixed value indicating the revision of the rendering engine. It returns 24240200<sub>H</sub>.

# $LX0dc\ register$

Address	Bas	e A	ddre	ss+	054	0н																			À		1					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		30   29   28   27   26   25   24   23   22   21   20   19   18   17   16																Fr	ac	•						(	)					
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	R	R	R	R	R	R	R	R	R	R	R	R
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register is the mirror of the "X" component of the vertex 0 buffer.

This register is for the compatibility with existing GDC's; Fujitsu recommends that the *SetVertex* command be used.

#### LY0dc register

Address	Bas	e Ao	ldre	ss+	054	4 н																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Sign Int															7	Fr	ac							(	)					
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	R	R	R	R	R	R	R	R	R	R	R	R
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register is the mirror of the "Y" component of the vertex 0 buffer.

This register is for the compatibility with existing GDC's; Fujitsu recommends that the *SetVertex* command be used.

#### LX1dc register

Address	Bas	se Ao	ddre	ss+	054	8н			F.	À	Á																					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Sign Int																Fr	ac							(	0					
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	R	R	R	R	R	R	R	R	R	R	R	R

This register is the mirror of the "X" component of the vertex 1 buffer.

This register is for the compatibility with existing GDC's; Fujitsu recommends that the *SetVertex* command be used.

# $LY1dc\ register$

Address	Bas	e Ao	ldre	ss+	054	Сн																										
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		31   30   29   28   27   26   25   24   23   22   21   20   19   18   17   1 Sign Int																Fr	ac							(	)					
R/W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	R	R	R	R	R	R	R	R	R	R	R	R
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register is the mirror of the "Y" component of the vertex 1 buffer.

This register is for the compatibility with existing GDC's; Fujitsu recommends that the *SetVertex* command be used.

#### 6.5.3 Vertex Reader module

Base Address =  $0002\_8000$ H

# GCTR (Geometry Control Register)

	12								
Register address	BaseAddress + 000	00н							
Bit No.	31 30 29 28 27 26	25 24	23 22 21	20 19 18 17 16 15	14	13	12	11 10 9 8 7 6 5 4 3 2	1 0
Bit field name		F O		FCNT	N F	F F	F E		ST
R/W	RX	R X	RX	RX	R X	R X	R X	RX	R
Initial value	X	0	X	100000	0	0	1	X	00

This is a control register in which flag and status information of KOTTOS is reflected.

Bit 24 FO (FIFO Overflow)

Indicates that a DDL-FIFO overflow occurs

0 Normal

Detected an overflow.

Bit 20-15 FCNT (FIFO Counter)

Indicates the number (0 to 100000B) of empty steps of DDL-FIFO.

Bit 14 NF (FIFO Near Full)

Indicates that the number of vacant stages of DDL-FIFO is less than 8.

The number of empty steps of DDL-FIFO is 8 or greater.

1 The number of empty steps of DDL-FIFO is less than 8.

Bit 13 FF (FIFO Full)

Indicates that DDL-FIFO is full.

0 Not full

1 Full

Bit 12 FE (FIFO Empty)

Indicates that there is no data in DDL-FIFO.

0 Data present

1 Data absent

Bit 1, 0 ST (Status)

Indicates the status of KOTTOS.

00 Idle

01 Processing in progress

10 Reserved

Suspend (in the suspend status, when a Flush display list is input, this state changes to the idle state)

#### GMDR0 (Geometry Mode Register for Vertex)

Register address	Ba	ıse	eΑc	ddı	res	s +	40	Н																								
Bit No.	31	3	0 2	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 5	4	3	2	1	0
Bit field name	II F M																									C F	DF		S T	Z	С	F
R/W	R W	,																								R W	RW		R W	R W		
Initial value	0																									0	00		0	0	0	0

Sets the switching between OpenGL mode and Coral mode, and the attribute and data format of vertex parameters to be input in Coral mode.

Bits other than IDFM of this register are enabled when IDFM=0 (Coral mode is on). In OpenGL mode, this register is disabled and IDFOGL and IVAOGL are enabled.

When updating this register, the setting of **G\_MatrixSetting** is updated by the F field. Issue **G\_MatrixSetting** after updating this register.

Bit 31 IDFM (Input Data Format Mode)

Switches between OpenGL mode and Coral mode, regarding the vertex parameter attribute and the input data format.

- O Coral mode (the setting of the GMDR0 register is enabled)
- 1 OpenGL mode (the setting of the IDFOGL and IVAOGL registers is enabled)

Bit 7 CF (Color Format)

Specifies the color data format.

- 0 RGB independent / Packed RGB format
- 1 Reserved

Bit 6-5 DF (Data Format)

Specifies the format of vertex coordinate data and G\_LoadMatrixMVP/IMV/MV.

- Uses the floating point format (only RGB independent is possible for Color Format).
- 01 Uses the fixed point format (only packed RGB format is possible for Color Format).
- 10 Reserved
- 11 Packed integer format (only packed RGB format is possible for Color Format)

CF	DF	Input data format
0	00	Floating point format + RGB independent
	01	Fixed point format + Packed RGB format
	10	Reserved
	11	Packed integer format + Packed RGB format
1	00	Reserved
	01	Reserved
	10	Reserved
	11	Reserved

Bit 3 ST (texture S and T data enable)

Sets the presence or absence of the texture ST coordinate of **G\_Vertex**, **G\_VertexLOG**, and **G\_VertexNopLOG**.

- O Does not use the texture ST coordinate.
- 1 Uses the texture ST coordinate.
- Bit 2 Z (Z data enable)

Sets the presence or absence of the Z coordinate of **G\_Vertex**, **G\_VertexLOG**, and **G\_VertexNopLOG**.

- 0 Does not use the Z coordinate.
- 1 Uses the Z coordinate.

Bit 1 C (Color data enable)

Sets the presence or absence of the vertex color of  ${\tt G\_Vertex}, {\tt G\_VertexLOG},$  and

 ${\tt G\_VertexNopLOG}.$ 

0 Does not use the vertex color.

1 Uses the vertex color.

Bit 0 F (Frustum mode)

Sets projection conversion mode.

O Performs orthogonal projection transformation.

 $1 \qquad \text{Performs perspective projection transformation.} \\$ 

# GMDR1 (Geometry Mode Register for Line)

Register address	BaseAddress + 0044 <sub>H</sub>					
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4	3	2	1	0
Bit field name		В О		E P		A A
R/W		W		W		W
Initial value		0		0		0

Sets the geometry mode for when drawing line.

Bit 4 BO (Broken line Offset)

Sets the broken line pattern reference position.

- O Does not clear the reference position of the broken line pattern.
- 1 Clears the reference position of the broken line pattern.

Bit 2 EP (End Point mode)

Sets the endpoint drawing mode.

For line strip, no endpoint drawing is performed at all times.

- 0 Does not perform endpoint drawing.
- 1 Performs endpoint drawing.

Bit 0 AA (Anti Alias mode)

Sets the antialiasing mode.

- 0 Does not perform antialiasing.
- 1 Performs antialiasing.

#### GMDR2 (Geometry Mode Register for Triangle)

Register address	$BaseAddress + 0048_{H}$		
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	2	1 0
Bit field name		F D	C F
R/W		W	W
Initial value		0	0

Sets the geometry mode for when drawing triangle/polygon. This register is used together with the GMDR2E register. When either one of them is updated, CF and FD of the GMDR2 and GMDR2E registers are updated.

Use this register in Coral mode. In OpenGL mode, use G\_PolygonSetting.

Bit 2 FD (Face Definition)

Sets the definition of face.

- 0 Defines face to be vertices arranged counterclockwise.
- 1 Defines face to be vertices arranged clockwise.

Bit 0 CF (Cull Face)

Sets the drawing mode of rear face.

- 0 Draws rear face.
- 1 Does not draw rear face (this bit value is disabled for polygon).

# GMDR2E (Geometry Mode Register for Triangle Extension)

Register address	$BaseAddress + 0050_{H}$									
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11	10	9	8	7 6 5	4	3	2	1 (	)
Bit field name		Т		S				F	(	3
bit field name		$_{\rm L}$		P				D	J	F
R/W		W	7	N				W	V	N
Initial value		0		0				0	(	0

Sets the geometry mode for when drawing triangle/polygon. This register is used together with the GMDR2 register. When either one of them is updated, CF and FD of the GMDR2 and GMDR2E registers are updated.

Pixels included in the top left part drawn with TL = 1 are generated by an approximate algorithm. Although this is rare, these pixels may be different from those in other parts.

Bit 10 TL (Top-Left rule mode)

Drawing algorithm

0 Applies top left rule (this is compatible with CREMSON).

Does not apply top left rule.

Bit 8 SP (Shadow Primitive)

Drawing mode of shadow primitive

0 Does not draw shadow primitive.

1 Draws shadow primitive.

Bit 2 FD (Face Definition)

Sets the definition of face.

0 Defines face to be vertices arranged counterclockwise.

1 Defines face to be vertices arranged in clockwise.

Bit 0 CF (Cull Face)

Sets the drawing mode of rear face.

0 Draws rear face.

1 Does not draw rear face (this bit value is disabled for polygon).

# IDFOGL (Input vertex Data Format on OpenGL mode)

Register address	Ва	seA	Addres	ss +	00	$54_{ m H}$																
Bit No.	31	30	29 28	27	26	25	24	23	22	21	20	19	18 17 16	15	14 13 12	11	10 9 8	7	6 5	4 3	3 2	1 0
Bit field name			DF IDX										DFF		DFN		DFT		DFC			DFV
R/W			RW										RW		RW		RW		RW			RW
Initial value			00										110		110		110		110			110

Sets the vertex data format input in OpenGL mode.

This register is enabled when GMDR0 [31] = 1 (OpenGL mode is on). When OpenGL mode is off (or when Coral mode is on), this register is disabled and the GMDR0 register is enabled.

Bit 18-16 DFIDX (Data Format for Index)

Specifies the index format.

000 Ub (GLubyte) 001 Us (GLushort) 010 Ui GLuint)

Reserved

Bit 18-16 DFF (Data Format for Fog)

011

Specifies the fog format.

110 F (GLfloat) 111 fixed

Bit 13-11 DFN (Data Format for Normal)

Specifies the format of normal (Nx, Ny, Nz).

110 f(GLfloat)111 fixed

Bit 10-8 DFT (Data Format for Texture)

Specifies the format of vertex texture (S, T, Q).

110 F (GLfloat)111 fixed

Bit 6-4 DFC (Data Format for Color)

Specifies the format of vertex color (R, G, B, A).

001 Ub (GLubyte) //32-bit packed data; 8 bits for each of RGBA

110 f (GLfloat)111 fixed

Bit 2-0 DFV (Data Format for Vertex)

Specifies the format of vertex coordinate data  $(X,\,Y,\,Z,\,W)$  and  ${\tt G\_LoadMatrixMVP/IMV/MV}.$ 

110 f (GLfloat)111 fixed

#### IVAOGL (Input Vertex Attribute on OpenGL mode)

Register address	Ba	as	eAc	ddı	res	s +	00	58н																									
Bit No.	31	:	30 2	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name																		F O	R P C			ВА	ВС	F O G	N	Q 1	S T1	Q 0	S T0	F A	F C	W	Z
R/W																		R W											R W				
Initial value																		0	0			0	0	0	0	0	0	0	0	0	0	0	0

Sets the vertex parameter attribute input in OpenGL mode.

This register is enabled when GMDR0 [31] = 1 (OpenGL mode is on). When OpenGL mode is off, Coral mode is on and this register is disabled and the GMDR0 register is enabled.

#### Bit 15 FO (Fog coordinate Output enable)

Sets whether to enable or disable the output fog coordinate.

This bit must be enabled when the F bit of this register is enabled or when the FOGZ bit of the MATRIXSET register is enabled.

0: Disable

1: Enable

#### Bit 14 RPC (Rendering Perspective Correction enable)

Sets whether to enable or disable perspective correction of texture mapping.

This bit must also be enabled when using texture information in which PC (Perspective Correction) is enabled in a texture information table.

0: Disable

1: Enable

#### Bit 11 BA (Alpha data for Background color enable)

Sets the presence or absence of the background color alpha value of the **G\_Vertex** parameter. When BC = 0, set "0" to this bit.

- 0 Does not include the background color alpha value in the parameter.
- 1 Includes the background color alpha value in the parameter.

#### Bit 10 BC (RGB data for Background color enable)

Sets the presence or absence of the background color RGB value of the G\_Vertex parameter.

- O Does not include the background color RGB value in the parameter.
- Includes the background color RGB value in the parameter.

#### Bit 9 FOG (Fog data enable)

Sets the presence or absence of the fog coordinate of the **G\_Vertex** parameter.

- O Does not include the fog coordinate in the parameter.
- 1 Includes the fog coordinate in the parameter.

#### Bit 8 N (Normal data enable)

Sets the presence or absence of the normal coordinate (Nx, Ny, Nz) of the  ${\tt G\_Vertex}$  parameter.

- $0 \qquad \quad \text{Does not include the normal coordinate in the parameter}.$
- Includes the normal coordinate in the parameter.

# Bit 7 Q1 (texture Q1 data enable)

Sets the presence or absence of the texture 1 component "Q" coordinate of the **G\_Vertex** parameter. When ST1 = 0, set "0" to this bit.

- 0 Does not include the texture 1 component "Q" coordinate in the parameter.
- $1 \qquad \quad \text{Includes the texture 1 component "Q" coordinate in the parameter.} \\$

#### Bit 6 ST1 (texture S1 and T1 data enable)

Sets the presence or absence of the texture 1 component ST coordinate of the  ${\tt G\_Vertex}$  parameter.

- O Does not include the texture 1 component ST coordinate in the parameter.
- Includes the texture 1 component ST coordinate in the parameter.

#### Bit 5 Q0 (texture Q0 data enable)

Sets the presence or absence of the texture 0 component "Q" coordinate of the **G\_Vertex** parameter. When ST0 = 0, set "0" to this bit.

- Does not include the texture 0 component "Q" coordinate in the parameter.
- 1 Includes the texture 0 component "Q" coordinate in the parameter.

#### Bit 4 ST0 (texture S0 and T0 data enable)

Sets the presence or absence of the texture 0 component ST coordinate of the **G\_Vertex** parameter.

- 0 Does not include the texture 0 component ST coordinate in the parameter.
- Includes the texture 0 component ST coordinate in the parameter.

#### Bit 3 FA (Alpha data for Foreground color enable)

Sets the presence or absence of the foreground color alpha value of the  ${\tt G\_Vertex}$  parameter. When FC = 0, set "0" to this bit.

- 0 Does not include the foreground color alpha value in the parameter.
- 1 Includes the foreground color alpha value in the parameter.

#### Bit 2 FC (RGB data for Forground color enable)

Sets the presence or absence of the foreground color RGB value of the G Vertex parameter.

- 0 Does not include the foreground color RGB value in the parameter.
- 1 Includes the foreground color RGB value in the parameter.

#### Bit 1 W (W data enable)

Sets the presence or absence of "W" of the G\_Vertex parameter.

- O Does not include "W" in the parameter.
- 1 Includes "W" in the parameter.

#### Bit0 Z (Z data enable)

Sets the presence or absence of the "Z" coordinate of the  ${\tt G\_Vertex}$  parameter.

- O Does not include the "Z" coordinate in the parameter.
- Includes the "Z" coordinate in the parameter.

#### VRINT (Interrupt Register of Vertex Reader)

Register address	В	ase	Ad	dre	ss +	- 00	060	Н																								
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name																															D F IN	G F I F O
R/W																												1			R W	R W 0
Initial value																															0	0

Indicates the normal interrupt factor of the vertex reader.

Bit 1 DFIN (Draw Finish interrupt)

Indicates that a drawing end wait is detected after detection of the  $G\_Interrupt$  command.

- 0 Indicates the status in which no drawing end wait interrupt occurs.
- 1 Indicates the status in which a drawing end wait interrupt occurs.

Bit 0 GFIFO (Geometry FIFO interrupt)

Indicates that the  $G_Interrupt$  command is detected.

- 0 Indicates the state in which no *G\_Interrupt* command detection interrupt occurs.
- 1 Indicates the state in which a *G\_Interrupt* command detection interrupt occurs.

Writing "0" clears normal interrupt factor. Writing "1" is ignored.

# VRINTM (Interrupt Mask Register of Vertex Reader)

Register address	BaseAddress + 0060 <sub>H</sub>	
Bit No.	$31\ 30\ 29\ 28\ 27\ 26\ 25\ 24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2$	1 0
Bit field name		M G G F I IN F O
R/W		R R W W
Initial value		1 1

Masks the normal interrupt factor of the vertex reader.

Bit 1 MDFIN (Draw Finish interrupt Mask)

Masks the interrupt of the DFIN bit of the VRINT register.

- O Does not mask the interrupt of the DFIN bit of the VRINT register.
- 1 Masks the interrupt of the DFIN bit of VRINT.

Bit 0 MGFIFO (Geometry FIFO interrupt Mask)

Masks the interrupt of the GFIFO bit of the VRINT register.

- O Does not mask the interrupt of the GFIFO bit of the VRINT register.
- 1 Masks the interrupt of the GFIFO bit of the VRINT register.

# VRERR (Error Register of Vertex Reader)

Register address	В	ase	eAd	dre	ss -	+ 00	068	Н																								
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name																																C E R R
R/W																																R W 0
Initial value																												Ê				0

# Indicates the abnormal interrupt factor of of the vertex reader

Bit 0 CERR (Display List Command Error)

Indicates that an undefined display list command is detected.

- 0 Indicates the status in which no display list command error occurs.
- 1 Indicates the status in which a display list command error occurs.

Writing "0" clears the abnormal interrupt faictor. Writing "1" is ignored.

# VRERRM (Error Mask Register of Vertex Reader)

																					-											
Register address	В	ase	eAd	dre	ss -	+ 00	)6C	Н						₹			Ħ															
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											Á		Á			Ą																Μ
														=			_															С
Bit field name									Ź						-																	Ε
					À			À			7																					R
	<u> </u>		<u> </u>		Ę							7						<u> </u>														К
R/W						4			=				Ť																			R
10/11			-																													W
Initial value											Ţ	ř																				1

Masks the abnormal interrupt factor of the vertex reader.

Bit 0 MCERR (Display List Command Error Mask)

Masks the interrupt of the CERR bit of the VRERR register.

- O Does not mask the interrupt of the CERR bit of the VRERR register.
- 1 Masks the interrupt of the CERR bit of the VRERR register.

# DDLFIFO\_STATUS

	Register address	Ва	ıseA	ddı	ess	+ (	0070	Н																								
	Bit No.	31 3	30 2	9 2	8 2	7 2	6 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Bit field name							F						дΖ	F F	F													FC	NT		
-	R/W							R.						r R	r R	_														R.		
	Initial value							10						10	10	10												T				

Bit 24 FO (FIFO Overflow)

Indicates that a DDL-FIFO overflow occurs. During normal operation, no FIFO overflow occurs.

0 Normal

1 Overflow is detected.

Bit 18 NF (FIFO Near Full)

Indicates that the number of empty steps of DDL-FIFO is less than 8.

The number of empty steps of DDL-FIFO is 8 or greater.

The number of empty steps of DDL-FIFO is less than 8.

Bit 17 FF (FIFO Full)

Indicates that DDL-FIFO is full. During normal operation, FIFO does not become full.

0 Not full

1 Full

Bit 16 FE (FIFO Empty)

Indicates that there is no data in DDL-FIFO.

0 There is data.

1 There is no data.

Bit 5-0 FCNT (FIFO Counter)

Indicates the number (0 to 100000b) of empty steps of DDL-FIFO.

# CID (Chip ID register)

Register address	BaseAddress + 00F0 <sub>H</sub>		
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Bit field name	Reserved	CN	VER
R/W	R0	R	R
Initial value	0	0000_0100	0

# This register identifies chips.

Bit 7-0 VER (VERsion)

Indicates a chip-specific version number.

 0000\_0000
 ES/CS

 0000\_0001
 Reserved

 0000\_0010
 Reserved

 0000\_0011
 Reserved

 Others
 Reserved

Bit 15-8 CN (Chip Name)

Indicates a chip name.

0000\_0000 Reserved

0000\_0001 Reserved

0000\_0010 Reserved

0000\_011 Reserved

0000\_0100 Carmine

Others Reserved

# $C_{-}OXYO$

Register address	BaseAddress + 0100 <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
Bit field name	OXYO
R/W	RW
Initial value	0

This register is for the compatibility with Coral. This register is used by the DC coordinate XY offset of shadow primitive. This register is updated by the display list OverlapXYOfft.

# $C_{-}OZORG$

Register address	BaseAddress + 0108 <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	OZORG
R/W	RW
Initial value	0

This register is for the compatibility with Coral. This register is used by the DC coordinate Z offset of body primitive.

This register is updated by OverlapZOfft.

#### $C_OZNTL$

Register address	BaseAddress + 010C <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	OZNTL
R/W	RW
Initial value	0

This register for the compatibility with Coral. This register is used by the DC coordinate Z offset of non-TL primitive.

This register is updated by OverlapZOfft.

# $C_{-}OZSH$

Register address	BaseAddress + 0114 <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	OZSH
R/W	RW
Initial value	0

This register is for the compatibility with Coral. This register is used by the DC coordinate Z offset of shadow primitive.

This register is updated by OverlapZOfft.

#### C MDR1

Register address	BaseAddress + 0200 <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	MDR1
R/W	RW
Initial value	0

This register is for the compatibility with Coral. This register is used to store the MDR1 register of body primitive.

The entity of this register is the register **S\_MDR1**. When either one of these registers is updated, the result is reflected in both of them.

This register is updated by SetRegister and SetModeRegister.

#### $C_MDR2$

Register address	$BaseAddress + 020C_H$
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	MDR2
R/W	RW
Initial value	0

This register is for the compatibility with Coral. This register is used to store the MDR2 resgiter of body primitive.

The entity of this register is the register **S\_MDR2**. When either one of these registers is updated, the result is reflected in both of them.

This register is updated by SetRegister and SetModeRegister.

#### $C_MDR2S$

Register address	BaseAddress + 0210 <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	MDR2
R/W	RW W
Initial value	0

This register is for the compatibility with Coral. This register is used to store the MDR2 resgiter of shadow primitive.

This register is updated by SetModeRegister.

#### $C_MDR2TL$

Register address	BaseAddress + 0214 <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	MDR2
R/W	RW
Initial value	0

This register is for the compatibility with Coral. This register is used to store the MDR2 resgiter of non-top-left mode primitive.

This register is updated by SetModeRegister.

# $C_FCC$

Register address	BaseAddress + 0230 <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	FC
R/W	RW
Initial value	0

This register is for the compatibility with Coral. This register is used to store FC of body primitive. This register is updated by SetColorRegister. (Unlike MDR\*, this register is not updated by SetRegister.)

#### $C_BCC$

Register address	BaseAddress + 0234 <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	BC
R/W	RW
Initial value	0

This register is for the compatibility with Coral. This register is used to store BC of body primitive. This register is updated by SetColorRegister. (Unlike MDR\*, this register is not updated by SetRegister.)

# $C_FCSC$

Register address	BaseAddress + 0238 <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10  9 8 7 6 5 4 3 2 1 0
Bit field name	FC
R/W	RW
Initial value	0

This register is for the compatibility with Coral. This register is used to store FC of shadow primitive.

This register is updated by SetColorRegister.

# IDXBRCOORD

Register address	BaseAddress + 0300 <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Base Address
R/W	RW
Initial value	0

This register is updated by SetIndexBaseAddr.

# IDXSTRIDECOORD

Register address	BaseAddress + 0304 <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Stride
R/W	RW
Initial value	0

This register is updated by SetIndexStride.

# IDXBRCOLF

Register address	BaseAddress + 0308 <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Base Address
R/W	RW
Initial value	0

This register is updated by SetIndexBaseAddr.

#### IDXSTRIDECOLF

Register address	BaseAddress + 030C <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Stride
R/W	RW
Initial value	0

This register is updated by SetIndexStride.

# IDXBRCOLB

Register address	BaseAddress + 0310 <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Base Address
R/W	RW
Initial value	0

This register is updated by SetIndexBaseAddr.

# IDXSTRIDECOLB

Register address	BaseAddress + 0314 <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Stride
R/W	RW
Initial value	0

This register is updated by SetIndexStride.

# *IDXBRNORM*

Register address	BaseAddress + 0318 <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Base Address
R/W	RW
Initial value	0

This register is updated by SetIndexBaseAddr.

# *IDXSTRIDENORM*

Register address	BaseAddress + 031C <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Stride
R/W	RW
Initial value	0

This register is updated by SetIndexStride.

#### IDXBRTEX0

Register address	BaseAddress + 0320 <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Base Address
R/W	RW
Initial value	0

This register is updated by SetIndexBaseAddr.

# IDXSTRIDETEX0

Register address	BaseAddress + 0324 <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Stride
R/W	RW
Initial value	0

This register is updated by SetIndexStride.

# IDXBRTEX1

Register address	BaseAddress + 0328 <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Base Address
R/W	RW
Initial value	0

This register is updated by SetIndexBaseAddr.

# IDXSTRIDETEX1

Register address	BaseAddress + 032C <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Stride
R/W	RW
Initial value	0

This register is updated by SetIndexStride.

# IDXBRF

4	Register address	$BaseAddress + 0330_{H}$
Ŧ	Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	Bit field name	Base Address
	R/W	RW
Γ	Initial value	0

This register is updated by SetIndexBaseAddr.

# IDXSTRIDEF

Register address	BaseAddress + 0334 <sub>H</sub>
	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
Bit field name	Stride
R/W	RW
Initial value	0

This register is updated by SetIndexStride.

# DDLFIFOG (Direct Displaylist FIFO of Geometry)

Register address	BaseAddress + $400_{\rm H}$
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	DDLFIFOG
R/W	W
Initial value	Undefined

This register is an FIFO register for direct DL transfer.

#### $S_MDR0$

Register address	BaseAddress + 0420 <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	MDR0
R/W	RW
Initial value	0

This register is for the compatibility with Coral. This register is used to store the MDR0 resgiter. This register is updated by SetRegister.

#### S MDR1

Register address	BaseAddress + 0424 <sub>H</sub>
Bit No.	$31\ 30\ 29\ 28\ 27\ 26\ 25\ 24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0$
Bit field name	MDR1
R/W	RW
Initial value	0

This register is for the compatibility with Coral. This register is used to store the MDR1 register. The entity of this register is the **C\_MDR1** register. When either one of these registers is updated, the result is reflected in both of them.

This register is updated by SetRegister and SetModeRegister.

# $S_MDR2$

Register address	BaseAddress + 0428 <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	MDR2
R/W	RW
Initial value	0

This register is for the compatibility with Coral. This register is used to store the MDR2 register. The entity of this register is the **C\_MDR2** register. When either one of these registers is updated, the result is reflected in both of them.

This register is updated by SetRegister and SetModeRegister.

#### $S_MDR4$

Register address	BaseAddress + 0430 <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	MDR4
R/W	RW
Initial value	0

This register is for the compatibility with Coral. This register is used to store the MDR4 register.

The entity of this register is the **C\_MDR4** register. When either one of these registers is updated, the result is reflected in both of them.

This register is updated by SetRegister.

#### S FBR

Register address	BaseAddress + 0440 <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	FBR
R/W	RW
Initial value	0

This register is for the compatibility with Coral. This register is used to store the FBR register. This register is updated by SetRegister.

# $S_XRR$

Register address	BaseAddress + 0444 <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	XRR
R/W	RW
Initial value	0

This register is for the compatibility with Coral. This register is used to store the XRR register. This register is updated by SetRegister

# $FR\_ST$

Register address	В	ase	Ado	dres	ss +	053	20 <sub>H</sub>	I																								
Bit No.	31	30	29	28	27	26 2	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name		,																														S T
R/W																																R W
Initial value																																1

This register is used to manage the status of the geometry CPU. This register is updated from the idle status  $\Rightarrow$  the busy status by KOTTOS; from the busy status  $\Rightarrow$  the idle status by the geometry CPU.

Bit 0 ST (Geometry CPU Status)

Indicates the status of the geometry CPU.

- 0 Idle
- 1 Busy

# 6.5.4 VL Engine Module

Base Address =  $0003\_0000$ H

#### MVP\*, MV\*, IMV\*

Addr	BaseAddress + 0100 <sub>H</sub> to 01A0 <sub>H</sub>				
Bit	31 8 0				
Name	VALUE				
RW	RW				
Initial	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$				

Stores a value set by G\_LoadMatrixMVP, G\_LoadMatrixMV, or G\_LoadMatrixIMV.

Bit 0-31 VALUE

Value of each element of the matrix. This value is stored in the 32-bit single precision floating point format.

# VV\_XMIN, VV\_XMAX, VV\_YMIN, VV\_YMAX

Addr	BaseAddress + 01CO <sub>H</sub> to 01CC <sub>H</sub>				
Bit	31 16 8 0				
Name	VALUE				
RW	RW				
Initial	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0				

Stores a value set by G ViewVolumeXYClip.

Bit 0-32 VALUE

Each NDC coordinate where a view volume is set. The coordinate is stored in the 32-bit single precision floating point format.

#### VV ZMIN, VV ZMAX

Addr	BaseAddress + 01D0 <sub>H</sub> to 01D4 <sub>H</sub>				
Bit	31 16 8 0				
Name	VALUE				
RW	RW				
Initial	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$				

Stores a value set by G\_ViewVolumeZClip.

Bit 0-32 VALUE

Each NDC coordinate where a view volume is set. The coordinate is stored in the 32-bit single precision floating point format.

# VV\_WMIN

Addr	BaseAddress + 01D8 <sub>H</sub>
Bit	31 16 8 0
Name	VALUE
RW	RW
Initial	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$

Stores a value set by **G\_ViewVolumeWClip**.

Bit 0-32 VALUE

Each NDC coordinate where a view volume is set. The coordinate is stored in the 32-bit single precision floating point format.

# $VP\_XScale,\ VP\_XOffset,\ VP\_YScale,\ VP\_YOffset$

Addr	BaseAddress + 01EO <sub>H</sub> to 01EC <sub>H</sub>			
Bit	3: 16 8 0			
Name	VALUE			
RW	RW			
Initial				

# Stores a value set by **G\_Viewport**.

#### Bit 0-32 VALUE

Scale and offset (NDC coordinate) of view port transformation. They are stored in the 32-bit single precision floating point format.

# $DR\_ZScale, DR\_ZOffset$

Addr	BaseAddress + 01F0 <sub>H</sub> to 01F4 <sub>H</sub>				
Bit	3:   16   8   0				
Name	VALUE				
RW	RW				
Initial	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$				

# Stores a value set by G\_DepthRange.

#### Bit 0-32 VALUE

Scale and offset (NDC coordinate) of the depth range (Z coordinate). They are stored in the 32-bit single precision floating point format.

#### $LG\_AmbR$ , $LG\_AmbG$ , $LG\_AmbB$

Addr	BaseAddress + 0200 <sub>H</sub> to 0208 <sub>H</sub>			
Bit	3: 10 24 10 11 11 18 10 10			
Name	VALUE			
RW	RW			
Initial	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			

# Stores a value set by G\_GlobalLight.

#### Bit 0-32 VALUE

Color component of global ambient light. The color component is stored in the 32-bit single precision floating point format.

# L[0-7] \*

Addr	BaseAddress + 0220 <sub>H</sub> to 0478 <sub>H</sub>				
Bit	3:				
Name	VALUE				
RW	RW				
Initial	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0				

# Stores a value set by G\_Light.

# Bit 0-32 VALUE

Color component of each light source 0 to 7. The color component is stored in the 32-bit single precision floating point format.

# *MF\_\**

Addr	BaseAddress + $0500_{\rm H}$ to $0528_{\rm H}$
Bit	3:
Name	VALUE
RW	RW
Initial	

Stores a value set by **G\_Material** as the material of the face.

Bit 0-32 VALUE

Each reflection component of face material. The reflection component is stored in the 32-bit single precision floating point format.

# *MB\_\**

Addr	BaseAddress + 0550 <sub>H</sub> to 0578 <sub>H</sub>
Bit	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
Name	VALUE
Ivame	
RW	RW
Initial	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$

Stores a value set by  ${f G\_Material}$  as the material of the rear face.

Bit 0-32 VALUE

Each reflection component of rear face material. The reflection component is stored in the 32-bit single precision floating point format.

# $VL\_VERTEXSET$

Addr	BaseAddress + 05A0 <sub>H</sub>	
Bit	3:	
DIU	J.	
Name		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
RW	RO	R R0 RW
Initial	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Sets whether to enable or disable input vertex elements. This register stores a value set by the GMDR0 register (Coral mode), the IVAOGL register (OpenGL mode), or **G\_VertexSetting**.

Bit 0 Z (Z enable)

Enables/disables Z element

0: Disables1: Enables

Bit 1 W (W enable)

Enables/disables W element

0: Disables 1: Enables

Bit 2 FC (Front Color enable)

Enables/disables RGB element of front face color

0: Disables1: Enables

#### Bit 3 FA (Front color alpha enable)

Enables/disables A element of front face color

0: Disables1: Enables

# Bit 4 ST0 (Texture 0 ST enable)

Enables/disables ST element of texture 0

0: Disables1: Enables

#### Bit 5 Q0 (Texture 0 SQenable)

Enables/disables Q element of texture 0

0: Disables1: Enables

#### Bit 6 ST1 (Texture 1 ST enable)

Enable/disable of ST element of texture 1

0: Disable1: Enable

#### Bit 7 Q1 (Texture 1 SQenable)

Enables/disables Q element of texture 1

0: Disables1: Enables

#### Bit 8 N (Normal vector enable)

Enables/disables normal vector element (Nx, Ny, Nz)

0: Disables1: Enables

# Bit 9 FOG (Fog coordinate enable)

Enables/disables fog coordinate

0: Disables1: Enables

# Bit 10 BC (Back Color enable)

Enables/disables RGB element of rear face color

0: Disables 1: Enables

#### Bit 11 BA (Back color alpha enable)

Enables/disables A element of rear face color

0: Disables1: Enables

#### Bit 15 FO (Fog coordinate Output enable)

Enables/disables output fog coordinate

This bit must be enabled when the FOG bit of this register is enabled or when the FOGZ bit of the MATRIXSET register is enabled.

0: Disables1: Enables

# **MATRIXSET**

Addr	Bas	seA	ddre	ess +	- 05]	ВОн																										
Bit	3:							2.								16								8								0
Name														_														P R O J	I M V	N V S	N V N	F O G Z
RW														R0																RW		
Initial	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

# Stores a value set by the GMDR0 register or ${f G\_MatrixSetting}.$

Bit 0 FOGZ (Fog eye coordinate Z Calculattion Enable)

Enable/disable of fog coordinate operation processing

0: Disables (sets fog of the input vertex as it is)

1: Enables (sets Z value of the eye coordinate as fog)

Bit 1 NVN (Normal Vector Normalize enable)

Enables/disables normal vector normalization processing

0: Disables

1: Enables

Bit 2 NVS (Normal Vector Scaling enable)

Enables/disables normal vector scaling processing

0: Disables

1: Enables (uses NVSF value to perform scaling)

Bit 3 IMV (Inverted Model View transfromation enable)

Enables/disables MV inverse matrix transformation processing of normal vector

0: Disables

1: Enables

Bit 4 PROJ (Projection enable)

Enables/disables perspective transformation processing

0: Disables

1: Enables

#### NVSF

Addr	BaseAddress + 05C0 <sub>H</sub>
Bit	1 11 8 0
Name	F
RW	RW
Initial	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

# Stores a value set by **G\_NormalScale**.

Bit 0-32 F

This value is referenced as scaling factor "f" when normal vector scaling is enabled (NVS of MATRIX\_SET = 1). This value is stored in the 32-bit single precision floating point format.

#### LIGHTSET

Addr	$BaseAddress + 05D0_{H}$
Bit	3: 1 1 2 1 1 1 1 8 1 1 0
Name	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
RW	RO RW RO RW RO R
Initial	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

# Stores a value set by ${f G\_LightSetting}$ .

Bit 0 LEN (Lighting Enable)

Sets whether to enable or disable light source processing. To disable this bit, set "0" to LE0 to LE7.

0: Disables

1: Enables

Bit 4 SIDE (Lighting Side)

Sets whether to perform light source processing for single face or both faces.

0: Single face

1: Both faces

Bit 5 INIC (Initial Color)

Sets whether to use the vertex color as the initial value for light source processing.

0: Does not use the vertex color as the initial value.

1: Uses the vertex color as the initial value.

Bit 8 LE0 (Light Enable for Light No.0)

Sets whether to enable or disable light source 0.

0: Disables

1: Enables

Bit 8 LE0 (Light Enable for Light No.0)

Sets whether to enable or disable light source 0.

0: Disables

1: Enables

Bit 9 LE1 (Light Enable for Light No.1)

Sets whether to enable or disable light source 1.

0: Disables

1: Enables

Bit 10 LE2 (Light Enable for Light No.2)

Sets whether to enable or disable light source 2.

0: Disables1: Enables

Bit 11 LE3 (Light Enable for Light No.3)

Sets whether to enable or disable light source 3.

0: Disables1: Enables

Bit 12 LE4 (Light Enable for Light No.4)

Sets whether to enable or disable light source 4.

0: Disables1: Enables

Bit 13 LE5 (Light Enable for Light No.5)

Sets whether to enable or disable light source 5.

0: Disables1: Enables

Bit 14 LE6 (Light Enable for Light No.6)

Sets whether to enable or disable light source 6.

0: Disables1: Enables

Bit 15 LE7 (Light Enable for Light No.7)

Sets whether to enable or disable light source 7.

0: Disables1: Enables

#### CLIPSET

Addr	$BaseAddress + 05E0_{H}$	
Bit	3: 16 8 8	0
Name		C E
R0	RO	R
		W
Initial	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	0

Stores the setting of the presence or absence of clipping specified by G\_Begin.

Bit 0 CE (Clipping Enable)

Enables/disables clipping processing

0: Disables (sets the clip flag forcibly to "0")

1: Enables

# 6.5.5 Primitive engine module

Base Address =  $0004\_0000$ H

# $PO\_FACTOR$

Address	Ba	seA	ddre	ss+	024	$4_{ m H}$																										
Bit	31							24								16								8								0
Filed																fact	or															
RW																RV	V															
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

# Stores the value of a factor component set by ${\tt G\_PolygonOffset}.$

Field name	Bit	Description
E	31:0	Stores a PolygonOffset parameter, factor.
Factor	31.0	This value is stored in the 32-bit single precision floating point format.

# PO\_UNITS

Address	Ba	seA	ddre	ss+	028	Вн																	7								
Bit	31							24							16								8								0
Filed										•		•	•	Ŧ	uni	ts				Á	7					•					
RW															RV	V	7														
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

# Stores the value of the units component set by G\_PolygonOffset.

Field name	Bit	Description
Units	31:0	Stores a parameter of PolygonOffset, units.  This value is stored in the 32-bit single precision floating point format.

Note: The units here is the value units multiplied by r; and the multiplication result is set by the driver.

# LINE\_SET\_REG

Address	Base	Addr	ess +	⊦ 02	Сн			=																							
Bit	31						24								16								8				4		2		0
						<b>&gt;</b>																					BL PC		EN DP		AA
RW													R0																RW		
Initial value	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

# Stores a value set by the GMDR1 register or ${\tt G\_LineSetting}$ .

Field name	Bit	Description
		Stores a G_LineSetting command that produces line drawing effect.
AA	0	Antialiasing (0: Not performed, 1: Performed)
ENDP	2	Drawing of endpoint (0: Not performed, 1: Performed)
BLPC	4	Initialization of broken line pointer (0: Not performed, 1: Performed)

# $POLYGON\_SET\_REG$

Address	Ba	seA	ddre	ess +	- 030	Эн																										
Bit	31															16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Filed																		_	PO	МВ	PO	IVI H		PO BL					_	CL D	CL B	CL F
RW								R	0.															R	W							
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

# Stores a value set by the GMDR2/GMDR2E register or ${\tt G\_PolygonSetting}.$

Field name	Bit	Description
		Stores the value of the G_PolygonSetting.
CLF	0	Sets front face culling (0: No culling performed, 1: Culling performed)
CLB	1	Sets rear face culling (0: No culling performed, 1: Culling performed)
CLD	2	Culling direction (0: Counterclockwise for front face, 1: Clockwise for front face)
POFP	4	Enables/disables front face PolygonOffset in point mode
POFL	5	Enables/disables front face PolygonOffset in line mode
POFF	6	Enables/disables front face PolygonOffset in fill mode
POBP	7	Enables/disables rear face PolygonOffset in point mode
POBL	8	Enables/disables rear face PolygonOffset in line mode
POBF	9	Enables/disables rear face PolygonOffset in fill mode
POMF	11:10	Specifies front face PolygonMode (00 <sub>B</sub> : POINT, 01 <sub>B</sub> : LINE, 10 <sub>B</sub> : FILL)
POMB	13:12	Specifies rear face PolygonMode (00 <sub>B</sub> ,POINT, 01 <sub>B</sub> : LINE, 10 <sub>B</sub> : FILL)

# $PR\_VERTEXSET$

Address	Ba	seA	ddr	ess -	+ 03	$4_{ m H}$																										
Bit	31															16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Filed																	FO	RP C			ВА	ВС	FO G	N	Q1	ST 1	Q0	ST 0	FA	FC	W	$\mathbf{Z}$
RW																	RW	RW			RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Stores a value set by the GMDR0 register (Coral mode), the IVAOGL register (OpenGL mode), or **G\_VertexSetting**.

Field name	Bit	Description
		Stores the value of the G_VertexSetting.
$\mathbf{Z}$	0	Presence or absence of the input Z component (0: Absence, 1: Presence)
W	1	Presence or absence of the input W (0: Absence, 1: Presence)
FC	2	Presence or absence of the input front face color initial value RGB component (Rf, Gf, Bf) (0: Absence, 1: Presence)
FA	3	Presence or absence of the input front face color initial value A component (Af) (0: Absence, 1: Presence)
ST0	4	Presence or absence of the ST component (S0, T0) of input texture 0 (0: Absence, 1: Presence)
Q0	5	Presence or absence of the Q component (Q0) of input texture 0 (0: Absence, 1: Presence)
ST1	6	Presence or absence of the ST component (S1, T1) of input texture 1 (0: Absence, 1: Presence)
Q1	7	Presence or absence of the Q component (Q1) of input texture 1 (0: Absence, 1: Presence)
N	8	Presence or absence of the input normal vector component (Nx, Ny, Nz) (0: Absence, 1: Presence)
FOG	9	Presence or absence of the input fog coordinate (fog) (0: Absence, 1: Presence)
BC	10	Presence or absence of the input rear face color initial value RGB component (Rb,Gb,Bb) (0: Absence, 1: Presence)
BA	11	Presence or absence of the input rear face color initial value A component (Ab) (0: Absence, 1: Presence)
RPC	14	Presence or absence of perspective correction by the rendering engine (0: Absence, 1: Presence). When (ST0   ST1)==0, this bit is also set to "0".
FO	15	Presence or absence of the fog coordinate by the input from VL Engine (0: Absence, 1: Presence)

#### DC-OFFSET-PX

Address	BaseAd	ldres	s +	050	Ън																											
Bit	31															16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Filed	TOPX															S						Int	t							$\mathbf{Fr}$	ac	
RW	RW															RW						RW	I							R	W	
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

# Set value of the DC-OFFSET for a point (X coordinate)

Field name	Bit	Description
		Sets a value used when inverting the sign of the X coordinate of a point and adding Offset.  When the value of this register is other than "0", perform sign inversion first and then add Offset.
TOPX	31	Sign inversion bit of the X coordinate for a point  0: Does not perform sign inversion  1: Performs sign inversion
S	16	Sign bit of Fixed
Int	15:4	Integer part of Fixed
Frac	3:0	Decimal part of Fixed

# DC-OFFSET-PY

Address	BaseAd	ldres	s +	060	н									4						1												
Bit	31	30														16	15											4	3			0
Filed	TOPY															S		7				In	t							Fr	ac	
RW	RW												Á			RW			<del>-</del>			RV	V							R	W	
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

# Set value of the DC-OFFSET for a point (Y coordinate)

Field name	Bit	Description
		Sets a value used when inverting the sign of the Y coordinate of a point and adding Offset.  When the value of this register is other than "0", perform sign inversion first and then add Offset.
ТОРҮ	31	Sign inversion bit of the Y coordinate for a point  0: Does not perform sign inversion  1: Performs sign inversion
S	16	Sign bit of Fixed
Int	15:4	Integer part of Fixed
Frac	3:0	Decimal part of Fixed

#### DC-OFFSET-LX

Address	BaseAd	ldres	s +	064	Н																											
Bit	31	30														16	15											4	3			0
Filed	TOLX															S						In	t							$\operatorname{Fr}$	ac	
RW	RW															RW						RV	V							R	W	
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

# Set value of the DC-OFFSET for a line (X coordinate)

Field name	Bit	Description
		Sets a value used when inverting the sign of a line and adding Offset.  When the value of this register is other than "0", perform sign inversion first and then add Offset.
TOLX	31	Sign inversion bit of the X coordinate for a line  0: Does not perform sign inversion  1: Performs sign inversion
S	16	Sign bit of Fixed
Int	15:4	Integer part of Fixed
Frac	3:0	Decimal part of Fixed

# $DC ext{-}OFFSET ext{-}LY$

Address	BaseA	ldres	s +	068	Н															7												
Bit	31	30														16	15											4	3			0
Filed	TOLY		•								•					S						In	t							Fr	ac	
RW	RW												Á			RW			<del>-</del>			RV	V							R	W	
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

# Set value of the DC-OFFSET for a line (Y coordinate)

Field name	Bit	Description
		Sets a value used when inverting the sign of a line and adding Offset.
		When the value of this register is other than "0", perform sign inversion first and then add Offset.
		Sign inversion bit of the Y coordinate for a line
TOLY	31	0: Does not perform sign inversion
		1: Performs sign inversion
S	16	Sign bit of Fixed
Int	15:4	Integer part of Fixed
Frac	3:0	Decimal part of Fixed

#### $DC ext{-}OFFSET ext{-}TX$

Address	BaseAd	ldres	s + (	06C	Н																											
Bit	31	30														16	15											4	3			0
Filed	TOTX															S						In	t							$\operatorname{Fr}$	ac	
RW	RW															RW						RV	V							R	W	
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

# Set value of the DC-OFFSET for a triangle (X coordinate)

Field name	Bit	Description
		Sets a value used when inverting the sign of a triangle and adding Offset.  When the value of this register is other than "0", perform sign inversion first and then add Offset.
тотх	31	Sign inversion bit of the X coordinate for a triangle  0: Does not perform sign inversion  1: Performs sign inversion
S	16	Sign bit of Fixed
Int	15:4	Integer part of Fixed
Frac	3:0	Decimal part of Fixed

# $DC ext{-}OFFSET ext{-}TY$

Address	BaseAd	ldres	s + (	0701	Н									4																		
Bit	31	30														16	15											4	3			0
Filed	TOTY															S						In	t							$\mathbf{Fr}$	ac	
RW	RW												Á			RW			=			RV	V							R	W	
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

# Set value of the DC-OFFSET for a triangle (Y coordinate)

Field name	Bit	Description
		Sets a value used when inverting the sign of a triangle and adding Offset.  When the value of this register is other than "0", perform sign inversion first and then add Offset.
ТОТҮ	31	Sign inversion bit of the Y coordinate for a triangle  0: Does not perform sign inversion  1: Performs sign inversion
S	16	Sign bit of Fixed
Int	15:4	Integer part of Fixed
Frac	3:0	Decimal part of Fixed

# 6.6 Display List

#### 6.6.1 Overview

Display list is a collection of display list commands, parameters and pattern data. The display list commands stored in FIFO are processed sequentially.

Display lists are transferred to the display list FIFO.

They can be transferred to the display list FIFO in either of the following ways:

- (1) Write to FIFO from outside via AXI
- (2) Write to FIFO from external memory via the rendering unit

In this manual, the method above (1) is called "direct DL transfer", and the method above (2) "indirect DL transfer". The method above (2) has a mode called "index reference DL transfer".

#### 6.6.2 Display List Transfer Mode

#### Direct DL transfer

It writes a display list consisting of commands and data to the display list FIFO of KOTTOS via AXI.

Displaylist Command-1				
Data1-1				
Data1-2				
Data1-3				
Displaylist Command-2				
Data2-1				
Data2-2				
Data2-3				

Display list

#### Indirect DL transfer

When it detects an indirect DL start command in a display list transferred using direct DL transfer, it transfers the display list for the specified word count from the specified address. When the transfer is completed, it returns to direct DL transfer mode.

Displaylist Command-1				
Data1-1				
Data1-2				
Data1-3				
$G_IndirectDL$				
Base Address				
Word count				
Displaylist Command-3				
Data3-1				
Data3-2				
Data3-3				

#### Index reference DL transfer

When executing a command indicating index reference, specify a coordinate data that is usually specified as a display list, using a vertex number instead of coordinate data itself. "Vertex number" is an index from the external memory base address storing vertex data specified separately.

Displaylist Command-1
Data1-1
Data1-2
Data1-3
$G_{-}VertexIndex$
Index Count
Vertex Number-1
Vertex Number-2
Vertex Number-3
Displaylist Command-2
Data2-1
Data2-2
Data2-3

#### 6.6.3 Header Format

The display list header format is shown below.

Table 6.14 Display List Header Format




Table 6.15 Description of Each Field of Header

Type	Display list type
Command	Command
Parameter	Field where various conditions that cannot be specified using Command above are specified. For example, specify vertex numbers to be specified for a Vertex type command for this Parameter.

# 6.6.4 Geometry Display List

A list of geometry processing display lists

Table 6.16 shows a list of display lists used for geometry processing.

Table 6.16 Geometry Processing Display List (1)

Туре	Code	Description	Command	Description
SaveRestoreReg	aveRestoreReg 1C <sub>H</sub> Saves/restores registers.		00н	Save
			01н	Restore
G_Nop	20 <sub>H</sub>	No operation	00н	-
G_Begin	21н	Specifies primitive type and performs pre-processing.	10н	Points
			$11_{ m H}$	Lines
			12н	Polygon
			13 <sub>H</sub>	Triangles
		₩ <i>4</i>	14н	Quads
			15н	Line_Strip
			17н	Triangle_Strip
			18 <sub>H</sub>	Triangle_Fan
			19 <sub>H</sub>	Quads_Strip
			$30_{\mathrm{H}}$	nclip_Points
			31н	nclip_Lines
			32н	nclip_Polygon
	4		$33_{\rm H}$	nclip_Triangl es
			34н	nclip_Quads
			$35_{ m H}$	nclip_Line_St rip
			37н	nclip_Triangle _Strip
			38н	nclip_Triangle _Fan
			39н	nclip_Quads_S trip
G_End	23 <sub>H</sub>	Ends primitives.	00н	-
G_Vertex	30н	Sets vertex parameters and draws.	00н	-
G_IndirectDL	34н	Reads display lists from external memory.	00н	-
G_VertexIndex	38н	Reads vertex data from external memory by	00н	DrawElement
<del>-</del>		specifying indices.	01 <sub>H</sub>	DrawArray
G_BitBlt	3Сн	Packs BitBlt type commands	00н	-

Table 6.17 Geometry Processing Display List (2)

Type	Code	Description	Command	Description
G_Viewport	41н	Scales the screen coordinate (X, Y) and sets the origin offset.	00н	-
G_DepthRange	42 <sub>H</sub>	Scales the screen coordinate (Z) and sets the origin offset.	00н	-
G_LoadMatrixMVP	$43_{\rm H}$	Sets the ModelViewProjection	$00_{\mathrm{H}}$	RowCol
		transformation matrix.	01н	ColRow
$G\_ViewVolumeXYClip$	$44_{ m H}$	Sets the view volume clip boundary values X, Y.	00н	
$G\_ViewVolumeZClip$	45н	Sets the view volume clip boundary value "Z".	00 <sub>H</sub>	
$G_{ViewVolumeWClip}$	46 <sub>H</sub>	Sets the view volume clip boundary value "W".	00н	
G_LoadMatirixMV	49 <sub>H</sub>	Sets the ModelView transformation matrix.	00н	-
G_LoadMatirixIMV	$4A_{\rm H}$	Sets the ModelView inverse transformation	00н	RowCol
		matrix.	001н	ColRow
G_LineSetting	$60_{\rm H}$	Sets the line drawing effect.	00н	-
G_PolygonSetting	64н	Sets the polygon drawing mode.	00н	-
G_PolygonOffset	65н	Sets each PolygonOffset offset component.	00 <sub>H</sub>	-
G_VertexSetting	68 <sub>H</sub>	Sets which element is valid as vertex element.	00н	
G_GlobalLight	86н	Sets the global ambient light source.	$00_{\rm H}$	-
G_Light	87 <sub>H</sub>	Sets the light source (ambient light, diffuse light, and light source position).	00н	-
G_Material	88н	Sets the material characteristics (ambient light, diffuse light, and emitted light)	00 <sub>H</sub>	-
G_MatrixSetting	96н	Sets the matrix calculation method.	00н	-
G_NormalScale	97н	Sets the normal vector scaling ratio.	$00_{\rm H}$	-
G_LightSetting	98 <sub>H</sub>	Sets the light source processing.	$00_{\rm H}$	-

Table 6.18 Geometry Processing Display List (3)

Type	Code	Description	Command	Description
SetIndexBaseAddr	D0 <sub>H</sub>	Sets base address of each element in index	00н	COORD
		DL mode.	01 <sub>H</sub>	COLF
			02н	COLB
			$03_{\rm H}$	NORM
			$04_{ m H}$	TEX0
			$05_{ m H}$	TEX1
			06 <sub>H</sub>	F
SetIndexStride D	ide D1 <sub>H</sub> Sets stride of each element in index DL mode.		00н	COORD
			01н	COLF
		$02_{\mathrm{H}}$	COLB	
			$03_{\mathrm{H}}$	NORM
			04н	TEX0
			$05_{ m H}$	TEX1
			06н	F
G_Sync	DC <sub>H</sub>	Waits for event synchronization.	00н	-
G_Interrupt	$\mathrm{DD_H}$	Reports interrupts.	$00_{\rm H}$	NoWait
			01н	Wait

Table 6.19 Geometry Processing Display List for Compatibility with Coral

Туре	Code	Description	Command	
G_VertexLOG	32н	Sets vertex parameters and draws. Outputs device coordinates.	00н	-
G_VertexNopLOG	33н	Outputs only device coordinates.	$00_{\rm H}$	-
SetModeRegister	СОн	Sets drawing extended mode registers.	00н	MDR1
			01н	MDR2
			03 <sub>H</sub>	MDR2S
			07н	MDR2TL
SetGModeRegister	С1н	Sets geometry extended mode registers.	00н	GMDR0
			01н	GMDR1
			$02_{\mathrm{H}}$	GMDR2
			20н	GMDR2E
			80 <sub>H</sub>	IDFOGL
		₹ /	90 <sub>H</sub>	IVAOGL
OverlapXYOfft	С8н	Sets the XY offset whent shadowing.		ShadowXY
				ShadowXYco mpsition
OverlapZOfft	С9н	Sets the Z offset when drawing 2D in a mode	00н	Origin
		where shadowing, bordering, and the top left rule are not applied.	$01_{\mathrm{H}}$	NonTopLeft
			03н	Shadow
			07н	Packed_ONB S
DC_LogOutAddr	ССн	Sets the starting address for device coordinate output.	00н	-
SetColorRegister	CE <sub>H</sub>	Sets the body, shadow and edge colors.	00н	ForeColor
			01н	BackColor
			02н	ForeColorSha dow
			03н	BackColorSh adow

Table 6.20 Coral-compatible Display List Unnecessary for KOTTOS

Type	Code	Description	Command	Description
G_BeginCont	22н	Interpreted as G_Begin	Omitted	-
G_Init	40н	Interpreted as NOP.	00н	-
G_BeginE	E1 <sub>H</sub>	Interpreted as G_Begin.	Omitted	-
G_BeginECont	Е2н	Interpreted as G_Begin.	Omitted	À
G_EndE	ЕЗн	Interpreted as <b>G_End</b> .	Omitted	
SetLVertex2i	72 <sub>H</sub>	Operates as SetVertex2i.	Omitted	-
SetLVertex2iP	73н	Operates as SetVertex2iP.	Omitted	-

#### Description of geometry display list

#### G\_Nop

#### [Format]

31	24	23 16	15 0
	G_Nop (20 <sub>H</sub> )	Reserved	Reserved

#### [Processing]

This command performs nothing.

This command can be used to align 64-bit boundary when a display list is written to FIFO by a 64-bit access.

#### G\_Interrupt

#### [Format]

_		23 16	15	4 0
	$G_{L}$ Interrupt ( $DD_{H}$ )	Reserved	Reserved	flag

#### [Setting register that affects processing]

Module	Register address	Register name	Description
Vertex Reader	0002_8064н	VRINTM	Normal interrupt mask

#### [Output]

Output pin	KTS_int			
------------	---------	--	--	--

#### [Update register]

Module	Register address	Register name	Description
Vertex Reader	0002_8060н	VRINT	The DFIN and GFIFO fields are updated.

#### [Processing]

This command generates interrupts to the host CPU according to the condition set by Flag. This command reflects Flag information to the VRINT register.

#### Flag:

Bit number	4	3	2	1	0
Bit field name	Reserved	Reserved	DRAWFIN	Reserved	GFIFO

# Bit 0 GFIFO

#### **GFIFO** interrupt

- 0 Generates an interrupt at the point when this command reaches GFIFO.
- 1 Masks the GFIFO interrupt. Generates no interrupts.

#### Bit 2 DRAWFIN

Drawing end interrupt

- O Generates an interrupt at the point when the execution of the command sent just before this command ends.
- 1 Masks the drawing end interrupt. Generates no interrupts.

# $G_Sync$

#### [Format]

31		23 16	15	4	0
	G_Sync (DCH)	Reserved	Reserved	flag	

#### flag:

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
															V	V	Ī
															1	0	
															В	В	ı
Name							_	_							L	L	ı
															A	Α	
															N	N	
															K	K	

#### [Description of parameter]

Field name	Function	Effective range
V0BLANK	Waits for vertical blank signal of display 0.	0: Disable 1: Waits for KTS_v0blank signal.
V1BLANK	Waits for vertical blank signal of display 1.	0: Disable, 1: Waits for KTS_vlblank signal.

# [Processing]

This command stops the subsequent display list processing until the event set by Flag is detected.

When Bit 0=0 and Bit 1=0, the same processing as **G\_Nop** is performed.

When Bit 0=1 or Bit 1=1, this command stops DDL/IDL-FIFO read processing.

When Bit 0=1 and Bit 1=1, this command stops DDL/IDL-FIFO read processing until these conditions occur simultaneously.

# $G_Begin$

# [Format]

31	24	23 16	15
	G_Begin (21 <sub>H</sub> )	Command	Reserved

# [Description of command]

Command		Clipping	Description	
Points	10 н	Performed	Point	
Lines	11 <sub>H</sub>		Independent straight line	
Polygon	$12_{\mathrm{H}}$		Polygon	
Triangles	13н		Independent triangle	
Quads	$14_{ m H}$		Independent quadrangle	
Line_Strip	15н		Continuous straight line	
Triangle_Strip	$17_{\mathrm{H}}$		Continuous triangle (strip format)	
Triangle_Fan	ingle_Fan 18 <sub>H</sub>		Continuous triangle (fan format)	
Quads_Strip	19н		Continuous quadrangle (strip format)	
nclip_Points	30 <sub>H</sub>	Not	Point	
nclip_Lines	31н	performed	Independent straight line	
nclip_Polygon	$32_{\rm H}$	*	Polygon	
nclip_Triangles	$33_{\rm H}$		Independent triangle	
nclip_Quads	$34_{\rm H}$		Independent quadrangle	
nclip_Line_Strip	35н		Continuous straight line	
nclip_Triangle_Strip	$37_{\mathrm{H}}$		Continuous triangle (strip format)	
nclip_Triangle_Fan	38н		Continuous triangle (fan format)	
nclip_Quads_Strip	39н		Continuous quadrangle (strip format)	

# [Update register]

Module	Register address	Register name	Description
	0003_05Е0н	CLIPSET	Updates this register by enabling/diabling clipping

# [Processing]

This command sets the internal status to drawing mode of the graphics specified for Command. After this, this command processes the graphics as the one where vertex data to be input is set, until **G End** is input.

The display list that can be input between G\_Begin and G\_End is as follows.

- G\_Vertex
- $\bullet$  G\_VertexIndex
- G\_Material

# $G\_End$

#### [Format]

31	24	23 16	15	0
	G_End (23 <sub>H</sub> )	Reserved	Reserved	

# [Processing]

This command ends the graphics processing started by G Begin.

# G\_Vertex

(1) Input data format = Coral mode (GMDR0[31] = 0)

#### [Format]

Vertex parameters that can be combined by the GMDR0 register are input.

# (1-1) Data format is the floating point format (GMDR0[7:5] = $000_B$ )

31	$24\ 23$		16 1		0	
G_Vertex (3	0 <sub>H</sub> )	Reserved	E F	Reserv	red	Always exists.
			X.floa			Always exists.
			Y.floa		*	Always exists.
			Z.floa			Dependent on GMDR0[2].
			R.floa			Dependent on GMDR0[1].
			G.floa			Dependent on GMDR0[1].
			B.floa			Dependent on GMDR0[1].
			S.floa			Dependent on GMDR0[3].
			T.floa			Dependent on GMDR0[3].

# (1-2) Data format is the fixed point format (GMDR0[7:5] = $001_B$ )

31	24	23	6 15			0	_
G_V	Vertex (30 <sub>H</sub> )	Reserved	E F	Re	eserved		Always exists.
	X.fixed						Always exists.
		Y.	fixed				Always exists.
		Z.	fixed				Dependent on GMDR0[2].
	A.int	R.int	G.i	nt	B.int		Dependent on GMDR0[1].
			Dependent on GMDR0[3].				
		T.	fixed				Dependent on GMDR0[3].

# (1-3) Data format is the packed integer format (GMDR0[7:5] = $011_B$ )

31	24	23 1	3 15			0	_
	G_Vertex (30 <sub>H</sub> )	Reserved	E F	Re	served		Always exists
	Υ	int		X.	int		Always exists
	Z.fixed						Dependent on GMDR0[2].
	A.int	R.int		G.int	B.int		Dependent on GMDR0[1].
		S.:				Dependent on GMDR0[3].	
		T.				Dependent on GMDR0[3].	

# (2) Input data format = OpenGL mode (GMDR0[31] = 1) [Format]

Vertex parameters that can be combined by the IDFOGL and IVAOGL registers are input.

# (2-1) Data format is the floating point format or the fixed point format (IDFOGL[6:4] $\neq$ 001<sub>B</sub>)

31	$24\ 23$		16 15		0
G_Vertex (30 <sub>H</sub> )	)	Reserved	E F	Reserved	Always exists.
			X.float/fixed		Always exists.
			Y.float/fixed		Always exists.
			Z.float/fixed		Dependent on IVAOGL[0].
		1	W.float/fixed		Dependent on IVAOGL[1].
		]	Rf.float/fixed	4	Dependent on IVAOGL[2].
		(	Gf.float/fixed		Dependent on IVAOGL[2].
		]	Bf.float/fixed		Dependent on IVAOGL[2].
		I	Af.float/fixed		Dependent on IVAOGL[3].
		S	S0.float/fixed		Dependent on IVAOGL[4].
		7	Γ0.float/fixed		Dependent on IVAOGL[4].
		(	Q0.float/fixed		Dependent on IVAOGL[5].
		S	S1.float/fixed		Dependent on IVAOGL[6].
		7	Γ1.float/fixed		Dependent on IVAOGL[6].
		(	Q1.float/fixed		Dependent on IVAOGL[7].
		1	Nx.float/fixed		Dependent on IVAOGL[8].
		1	Ny.float/fixed		Dependent on IVAOGL[8].
		1	Nz.float/fixed		Dependent on IVAOGL[8].
		F	OG.float/fixed		Dependent on IVAOGL[9].
		<u> </u>	Rb.float/fixed		Dependent on IVAOGL[10].
			Gb.float/fixed		Dependent on IVAOGL[10].
			Bb.float/fixed		Dependent on IVAOGL[10].
		I	Ab.float/fixed		Dependent on IVAOGL[11].

# (2-1) Data format is the floating point format or the fixed point format. RGBA is an unsigned byte (IDFOGL[6:4] = $001_B$ )

31	4 23	6 15		0
G_Vertex (30 <sub>H</sub> )	Reserved	E F	Reserved	Always input.
	X.flo	at/fixed		Always input.
	Y.flo	at/fixed		Always input.
	Z.flo	at/fixed		Dependent on IVAOGL[0].
	W.flo	at/fixed		Dependent on IVAOGL[1].
Rf.ubyte	Gf.ubyte	Bf.ubyte	Af.ubyte	Dependent on IVAOGL[2][3].
	S0.flo	oat/fixed		Dependent on IVAOGL[4].
Ţ.	T0.flo	oat/fixed		Dependent on IVAOGL[4].
	Q0.flo	oat/fixed		Dependent on IVAOGL[5].
	S1.flo	oat/fixed		Dependent on IVAOGL[6].
	T1.flo	oat/fixed		Dependent on IVAOGL[6].
	Q1.flo	oat/fixed		Dependent on IVAOGL[7].
	Nx.flo	oat/fixed		Dependent on IVAOGL[8].
	Ny.flo	oat/fixed		Dependent on IVAOGL[8].
	Nz.flo	oat/fixed		Dependent on IVAOGL[8].
	FOG.f	loat/fixed		Dependent on IVAOGL[9].
Rb.ubyte	Gb.ubyte	Bb.ubyte	Ab.ubyte	Dependent on IVAOGL[10][11].

#### [Processing]

This command performs coordinate transformation and lighting processing for the input vertex coordinate. This command draws the processing result as the graphics specified by **G\_Begin**.

Processing by Quads is the same as processing by Triangle\_Fan. Processing by Quad\_Strip is the same as processing by Triangle\_Strip.

#### $G_{VertexNopLOG}$

#### [Format]

31	$24\ 23$	16	15		0
G_VertexNopL0	OG (33 <sub>H</sub> )	Reserved		Reserved	
X.float/fixed					
Y.float/fixed					
Z.float/fixed					

The above format is just an example. As with **G\_Vertex**, word configuration varies with the setting of the GMDR0 and IVAOGL registers.

#### [Setting register that affects processing]

Module	Register address	Register name	Description
Vertex Reader	0002_8040н	GMDR0	Sets the vertex format
	$0002\_8054_{ m H}$	IDFOGL	
	0002_8058 <sub>H</sub>	IVAOGL	
	0002_8248 <sub>H</sub>	C_LGA	Holds the log write address.
	0002_8440н	S_FBR	The setting of the rendering engine
	0002_8444н	S_XRR	changes due to the log write. This register is used to save this original
	0002_8420 <sub>H</sub>	S_MDR0	setting so that it will be restored
	0002_8430н	S_MDR4	

# [Update register]

Module	Register address	Register name	Description
Vertex Reader	0002_8248н	C_LGA	Holds the log write address.

#### [Processing]

This command writes the result of the coordinate transformation to the address set using the C\_LGA register. After writing the log, the C\_LGA register is incremented for the number of written words. Set the C\_LGA register setting using DC LogOutAddr.

#### [Restriction]

This command must be present between **G\_Begin** (**Points**/**nclip\_Points**) and **G\_End**. This command cannot be used for graphics other than point.

#### $G_VertexLOG$

#### [Format]

31 24	23 16	15 0		
G_VertexLOG (32 <sub>H</sub> )	Reserved	Reserved		
X.float/fixed				
Y.float/fixed				
Z.float/fixed				

The above format is just an example. As with **G\_Vertex**, word configuration varies with the setting of the GMDR0 and IVAOGL registers.

#### [Setting register that affects processing]

Module	Register address	Register name	Description
Vertex Reader	0002_8040н GMDR0		Sets the vertex format.
	0002_8054н	IDFOGL	
	0002_8058н	IVAOGL	
	0002_8248 <sub>H</sub>	C_LGA	Holds the log write address.
	0002_8440н	S_FBR	The setting of the rendering engine
	0002_8444 <sub>H</sub>	S_XRR	changes due to the log write. This register is used to save this original
	0002_8420н	S_MDR0	setting so that it will be restored
	$0002\_8430_{ m H}$	S_MDR4	

#### [Update register]

Module	Register address	Register name	Description
Vertex Reader	0002_8248н	C_LGA	Holds the log write address.

#### [Processing]

This command writes the result of the coordinate transformation to the address set by the C\_LGA register. After writing the log, the C\_LGA register is incremented for the number of written words. Set the C\_LGA register setting using DC\_LogOutAddr.

Write processing is the same as **G\_VertexNopLog**.

After writing the log, the same graphics processing as **G\_Vertex** is performed.

#### [Restriction]

This command must be present between **G\_Begin** and **G\_End**. There is no restriction on graphics type.

# $DC\_LogOutAddr$

# [Format]

31	24	23	6 15 0
DC_LogOutAdd	· (CCH)	Reserved	Reserved
000000			LogOutAddr

# [Update register]

Module	Register address	Register name	Description
Vertex Reader	0002_8248н	C_LGA	Holds the log write address.

# [Processing]

This command updates data in the C\_LGA register. The C\_LGA register is used by **G\_VertexLOG** and **G\_VertexNopLOG**.

#### G\_Viewport

#### [Format]

31	24 23 16	5 15	0	
G_Viewport (41 <sub>H</sub> )	Reserved	Reserved		
X_Scaling.float/fixed				
X_Offset.float/fixed				
Y_Scaling.float/fixed				
Y_Offset.float/fixed				

#### [Setting register that affects processing]

Module	Register address	Register name	Description
Vertex Reader	0002_8040н	GMDR0	IDFM and D fields affect processing.
	0002_8054н	IDFOGL	DFV field affects processing.

# [Update register]

Module	Register address	Register name	Description
VL Engine	0003_01Е0н	VP_XScale	Updated by <b>X_Scaling</b> .
	$0003\_01E4_{\rm H}$	VP_XOffset	Updated by <b>x_Offset</b>
	0003_01Е8н	VP_YScale	Updated by Y_Scaling.
	0003_01ЕСн	VP_YOffset	Updated by Y_Offset.

# [Processing]

This command updates the above update registers and sets the update result as the view port transformation setting of the XY coordinate. When the value is a "fixed" point value, it is converted to a "floating" point value and then stored.

Data type in the parameter section following the header is interpreted as follows.

# (1) When input vertex = OpenGL mode (GMDR0[31]=1)

Register	Field	Value	Description	
IDFOGL	DFV	111 <sub>B</sub>	fixed: fixed point	
		Others	Float: floating point	

Register	Field	Value	Description
GMDR0	D	$01_{\mathrm{B}}$	fixed: fixed point
		11 <sub>B</sub>	fixed: fixed point
		Others	Float: floating point

#### $G_DepthRange$

#### [Format]

31 24	23 16	15 0			
G_DepthRange (42 <sub>H</sub> )	Reserved	Reserved			
Z_Scaling.float/fixed					
Z_Offset.float/fixed					

#### [Setting register that affects processing]

Module	Register address	Register name	Description
Vertex Reader	0002_8040н	GMDR0	IDFM and D fields affect processing.
	0002_8054н	IDFOGL	DFV field affects processing.

# [Update register]

Module	Register address	Register name	Description
VL Engine	0003_01F0н	DR_ZScale	Updated by <b>z_Scaling</b> .
	0003_01F4н	DR_ZOffset	Updated by <b>z_Offset</b> .

# [Processing]

This command updates the above update registers and sets the update result as the view port transformation setting of the Z coordinate.

Data type in the parameter section following the header is interpreted as follows.

# (1) When input vertex = OpenGL mode (GMDR0[31]=1)

Register	Field	Value	Description
IDFOGL	DFV	111 <sub>B</sub>	fixed: fixed point
	4	Others	Float: floating point

Register	Field	Value	Description
GMDR0	D	$01_{\mathrm{B}}$	fixed: fixed point
		$11_{\mathrm{B}}$	fixed: fixed point
		Others	Float: floating point

# $G\_LoadMatrixMVP$

# [Format]

31	$24\ 23$	16	15			
$G_LoadMatrixMVPO$	(43 <sub>H</sub> )	RowCol (00 <sub>H</sub> )	Reserved			
m00.float/fixed						
m10.float/fixed						
		m20.flo	pat/fixed			
		m30.flo	pat/fixed			
		m01.flo	pat/fixed			
		m11.flo	pat/fixed			
		m21.flo	pat/fixed			
m31.float/fixed						
		m02.flo	pat/fixed			
		m12.flo	pat/fixed			
		m22.flo	pat/fixed			
		m32.flo	pat/fixed			
		m03.flo	pat/fixed			
		m13.flo	pat/fixed			
		m23.flo	pat/fixed			
m33.float/fixed						
	-	•				

31 24 23	3 1	6 15		0
G_LoadMatrixMVP(43 <sub>H</sub> )	ColRow (01 <sub>H</sub> )		Reserved	
	m00.fl	oat/fixed	<b>*</b>	
	m01.fl	oat/fixed		
	m02.fl	oat/fixed		
	m03.fl	oat/fixed		
4	m10.fl	oat/fixed		
<u> </u>	m11.fl	oat/fixed		
	m12.fl	oat/fixed		
	m13.fl	oat/fixed		
	m20.fl	oat/fixed		
	m21.fl	oat/fixed		
	m22.fl	oat/fixed		
	m23.fl	oat/fixed		
	m30.fl	oat/fixed		
	m31.fl	oat/fixed		
	m32.fl	oat/fixed		
	m33.fl	oat/fixed		

# [Setting register that affects processing]

Module	Register address	Register name	Description
Vertex Reader	0002_8040н	GMDR0	IDFM and D fields affect processing.
	$0002\_8054_{ m H}$	IDFOGL	DFV field affects processing

# [Update register]

Module	Register address	Register name	Description
VL Engine	0003_0100н	MVP00	Updated by m00.
	0003_0104н	MVP10	Updated by m10.
	0003_0108н	MVP20	Updated by m20.
	0003_010Сн	MVP30	Updated by m30.
	0003_0110н	MVP01	Updated by m01.
	0003_0114н	MVP11	Updated by m11.
	0003_0118н	MVP21	Updated by m21.
	0003_011Сн	MVP31	Updated by m31.
	0003_0120н	MVP02	Updated by m02.
	0003_0124н	MVP12	Updated by m12.
	0003_0128н	MVP22	Updated by m22.
	0003_012Сн	MVP32	Updated by m32.
	0003_0130н	MVP03	Updated by m03.
	0003_0134н	MVP13	Updated by m13.
	0003_0138н	MVP23	Updated by m23.
	0003_013Сн	MVP33	Updated by m33.

#### [Processing]

This command updates the above update registers and sets the update result as the MVPtransformation matrix. When the value is in a "fixed" point value, it is converted to a "floating" point value and then stored.

Data type in the parameter section following the header is interpreted as follows.

# (1) When input vertex = OpenGL mode (GMDR0[31]=1)

Register	Field	Value	Description	
IDFOGL	DFV	111 <sub>B</sub>	fixed: fixed point	
		Others	Float: floating point	

Register	Field	Value	Description
GMDR0		$01_{\mathrm{B}}$	fixed: fixed point
		$11_{\mathrm{B}}$	fixed: fixed point
		Others	Float: floating point

#### $G_LoadMatrixMV$

#### [Format]

31 24	23 16	15	0		
G_LoadMatrixMV (49 <sub>H</sub> )	Reserved	Reserved			
m02.float/fixed					
	m12.float/fixed				
m22.float/fixed					
m32.float/fixed					

#### [Setting register that affects processing]

Module	Register address	Register name	Description
Vertex Reader	0002_8040н	GMDR0	IDFM and D fields affect processing.
	0002_8054н	IDFOGL	DFV field affects processing.

# [Update register]

Module	Register address	Register name	Description
VL Engine	0003_0160н	MVP02	Updated by m02.
	0003_0164н	MVP12	Updated by m12
	0003_0168н	MVP22	Updated by m22.
	0003_016Сн	MVP32	Updated by m32.

# [Processing]

This command updates the above update registers and sets the update result as the coordinate transformation matrix for fog coordinate calculation by the eye coordinate Z component. When the value is a "fixed" point value, it is converted to a "floating" point value and then stored.

Data type in the parameter section following the header is interpreted as follows.

# (1) When input vertex = OpenGL mode (GMDR0[31]=1)

Register	Field	Value	Description	
IDFOGL	DFV	111 <sub>B</sub>	fixed: fixed point	
		Others	Float: floating point	

Register	Field	Value	Description
GMDR0	D	$01_{\mathrm{B}}$	fixed: fixed point
		11 <sub>B</sub>	fixed: fixed point
		Others	Float: floating point

# $G\_LoadMatrixIMV$

# [Format]

31 24	23 16	15 0			
G_LoadMatrixIMV(4A <sub>H</sub> )	RowCol (00 <sub>H</sub> )	Reserved			
	m00.float/fixed				
	m10.flo	at/fixed			
	m20.flo	at/fixed			
	m01.flo	at/fixed			
	m11.flo	at/fixed			
	m21.flo	at/fixed			
	m02.flo	at/fixed			
	m12.flo	at/fixed			
	m22.flo	at/fixed			
	-	A			

31 24	23 16	15
G_LoadMatrixIMV(4A <sub>H</sub> )	ColRow (01 <sub>H</sub> )	Reserved
	at/fixed	
	m01.flo	at/fixed
	m02.flo	at/fixed
	m10.flo	at/fixed
	m11.flo	at/fixed
	m12.flo	at/fixed
	m20.flo	at/fixed
	m21.flo	at/fixed
	m22.flo	at/fixed

# [Setting register that affects processing]

Module	Register address	Register name	Description
Vertex Reader	0002_8040н	GMDR0	IDFM and D fields affect processing
	0002_8054н	IDFOGL	DFV field affects processing.

# [Update register]

Module	Register address	Register name	Description
VL Engine	0003_0180н	IMV00	Updated by m00.
	0003_0184н	IMV10	Updated by m10.
	$0003\_0188_{ m H}$	IMV20	Updated by m20.
	0003_018Сн	IMV01	Updated by m01.
	$0003\_0190_{\rm H}$	IMV11	Updated by m11.
	0003_0194н	IMV21	Updated by m21.
	0003_019Сн	IMV02	Updated by m02.
	0003_01А0н	IMV12	Updated by m12.
	$0003\_01A4_{ m H}$	IMV22	Updated by m22.
	0003_01А8н	IMV03	Updated by m03.
	$0003\_01AC_{\mathrm{H}}$	IMV13	Updated by m13.
	0003_01В0н	IMV23	Updated by m23.

#### [Processing]

This command updates the above update registers and sets the update result as the normal vector coordinate transformation matrix. When the value is a "fixed" point value, it is converted to a "floating" point value and then stored.

Data type in the parameter section following the header is interpreted as follows.

# (1) When input vertex = OpenGL mode (GMDR0[31]=1)

Register	Field	Value	Description
IDFOGL	DFV	111 <sub>B</sub>	fixed: fixed point
	İ	Others	Float: floating point

Register	Field	Value	Description
GMDR0	D	01 <sub>B</sub>	fixed: fixed point
		11 <sub>B</sub>	fixed: fixed point
		Others	Float: floating point

# $G\_ViewVolumeXYClip$

#### [Format]

31 24	1 23 16	15 0	
G_ViewVolumeXYClip(44 <sub>H</sub>	Reserved	Reserved	
XMIN.float/fixed			
XMAX.float/fixed			
YMIN.float/fixed			
YMAX.float/fixed			

#### [Setting register that affects processing]

Module	Register address	Register name	Description
Vertex Reader	0002_8040н	GMDR0	IDFM and D fields affect processing.
	$0002\_8054_{ m H}$	IDFOGL	DFV field affects processing.

# [Update register]

Module	Register address	Register name	Description
VL Engine	0003_01С0н	VV_XMIN	Updated by XMIN.
	0003_01C4 <sub>H</sub>	VV_XMAX	Updated by XMAX.
	0003_01С8н	VV_YMIN	Updated by YMIN.
	0003_01ССн	VV_YMAX	Updated by YMAX.

# [Processing]

This command updates the above update registers and sets the update result as the setting of the XY component of view volume clipping. When the value is a "fixed" point value, it is converted to a "floating" point value and then stored.

Data type in the parameter section following the header is interpreted as follows.

# (1) When input vertex = OpenGL mode (GMDR0[31]=1)

Register	Field	Value	Description
IDFOGL	DFV	111 <sub>B</sub>	fixed: fixed point
		Others	Float: floating point

Register	Field	Value	Description
GMDR0	D	$01_{\mathrm{B}}$	fixed: fixed point
		11 <sub>B</sub>	fixed: fixed point
		Others	Float: floating point

# $G\_ViewVolumeZClip$

#### [Format]

31 24	23 16	15 0		
G_ViewVolumeZClip(45 <sub>H</sub> )	Reserved	Reserved		
ZMIN.float/fixed				
ZMAX.float/fixed				

#### [Setting register that affects processing]

Module	Register address	Register name	Description
Vertex Reader	0002_8040н	GMDR0	IDFM and D fields affect processing.
	0002_8054н	IDFOGL	DFV field affects processing.

# [Update register]

Module	Register address	Register name	Description
VL Engine	0003_01D0н	VV_ZMIN	Updated by ZMIN.
	0003_01D4н	VV_ZMAX	Updated by ZMAX.

# [Processing]

This command updates the above update registers and sets the update result as the setting of the Z component of view volume clipping. When the value is a "fixed" point value, it is converted to a "floating" point value and then stored.

Data type in the parameter section following the header is interpreted as follows.

# (1) When input vertex = OpenGL mode (GMDR0[31]=1)

Register	Field	Value	Description
IDFOGL	DFV =	111в	fixed: fixed point
		Others	Float: floating point

Register	Field	Value	Description
GMDR0	D	$01_{\mathrm{B}}$	fixed: fixed point
		11в	fixed: fixed point
		Others	Float: floating point

# $G\_ViewVolumeWClip$

#### [Format]

31 24	23 16	15	0
G_ViewVolumeWClip(46 <sub>H</sub> )	Reserved	Reserved	
WMIN.float/fixed			

# [Setting register that affects processing]

Module	Register address	Register name	Description
Vertex Reader	0002_8040н	GMDR0	IDFM and D fields affect processing.
	0002_8054н	IDFOGL	DFV field affects processing.

# [Update register]

Module	Register address	Register name	Description
VL Engine	0003_01D8 <sub>H</sub>	VV_WMIN	Updated by WMIN.

#### [Processing]

This command updates the above update register and sets the update result as the setting of the W component of view volume clipping. When the value is a "fixed" point value, it is converted to a "floating" point value and then stored.

Data type in the parameter section following the header is interpreted as follows.

# (1) When input vertex = OpenGL mode (GMDR0[31]=1)

Register	Field	Value	Description
IDFOGL	DFV	111 <sub>B</sub>	fixed: fixed point
		Others	Float: floating point

Register	Field	Value	Description	
GMDR0	D	$01_{\mathrm{B}}$	fixed: fixed point	
		11 <sub>B</sub>	fixed: fixed point	
		Others	Float: floating point	

# Overlap XYOfft

#### [Format]

31 24	1 23	15 0
OverlapXYOfft (C8 <sub>H</sub> )	C_OXYO (00H)	Reserved
Y Offset		X Offset

#### [Update register]

Module	Register address	Register name	Description
Vertex Reader	0002_8100н	C_OXYO	Updated by command 00h.

#### [Processing]

This command updates the above update register. **C\_OXYO** is referenced as an XY coordinate offset when drawing a shadowed graphics (GMDR2E:SP=1).

#### OverlapZOfft

#### [Format]

31 24	23 16	15
OverlapZOfft (C9 <sub>H</sub> )	Command	Reserved
don't care		Z Offset

Note: When MDR0 ZP=1, only lower 8 bits are enabled.

31 24 23		15	0	
OverlapZOfft (C9 <sub>H</sub> )	Packed_ONBS (07 <sub>H</sub> )	Rese	erved	
S_Z Offset	Reserved	N_Z Offset	O_Z Offset	Ī

# [Description of Command]

Command	Command Description	
Origin 00 <sub>H</sub>		"Z" value offset of the body
NonTopLeft	$01_{\rm H}$	"Z" value offset of the non-top-left surrounding straight line
Shadow 03H		"Z" value offset of the shadow
Packed_ONBS	07н	Sets a "Z" value offset of Origin, NonTopLeft and Shadow respectively in 8 bits.

# [Setting register that affects processing]

Module	Register address	Register name	Description
Vertex Reader	0002_8420н	S_MDR0	ZP field affects processing.

# [Update register]

Module	Register address	Register name	Description
Vertex Reader	0002_8108н	C_OZORG	Updated by Commands = 00H, 07H.
<del>-</del>	0002_810Сн	C_OZNTL	Updated by Commands = 01H, 07H.

#### [Processing]

This command updates the above update registers.

The set value of the above update registers is added to the "Z" value after geometry coordinate transformation has been performed, when drawing a shadowed graphics or a non-top-left graphics.

#### Set Mode Register

#### [Format]

31 24	23 16	15	
SetModeRegister (CO <sub>H</sub> )	Command	Reserved	
MDR1*/MDR2*			

# [Description of Command]

Command		Description
MDR1	00н	Updates the set MDR1 of the body.
MDR2	01н	Updates the set MDR2 of the body.
MDR2S	$03_{\rm H}$	Updates the set MDR2 of the shadow.
MDR2TL	07н	Updates the set MDR2TL of the non-top-left graphics.

# [Update register]

Module	Register address	Register name	Description
Vertex Reader	0002_8200 <sub>H</sub>	C_MDR1	Updated by Command = 00 <sub>H</sub>
	$0002\_820C_{\rm H}$	C_MDR2	Updated by Command = $01_{\rm H}$ .
	0002_8210н	C_MDR2S	Updated by Command = 03 <sub>H</sub> .
	0002_8214н	C_MDR2TL	Updated by Command = 07 <sub>H</sub> .

# [Processing]

This command updates the above update registers and sets the update result as the setting of the shadowed graphics and non-top-left graphics.

This command performs no update processing when Command is other than those in the above update register table.

**C\_MDR2TL** sets a bordering line drawn by applying no top left rule. It sets a drawing effect same as the body setting (**C MDR2**).

# ${\bf SetGModeRegister}$

#### [Format]

31 24	23 16	15 0
SetGModeRegister(C1 <sub>H</sub> )	Command	Reserved
Parameter=GMDR1E/GMDR2E/IDFOGL/IVAOGL		

# [Description of Command]

Command		Description
GMDR0	00н	Updates GMDR0.
GMDR1	01 н	Updates GMDR1.
GMDR2	02 <sub>H</sub>	Updates GMDR2.
GMDR2E	20н	Updates GMDR2E.
IDFOGL	80 <sub>H</sub>	Updates IDFOGL.
IVAOGL	90н	Updates IVAOGL.

# [Update register]

Module	Register address	Register name	Description
Vertex Reader	0002_8040н	GMDR0	Updated by Command = 00 <sub>H</sub> .
	0002_8044н	GMDR1	Updated by Command = 01 <sub>H</sub> .
	0002_8048 <sub>H</sub>	GMDR2	Updated by Command = $02_{\rm H}$ .
	0002_8050н	GMDR2E	Updated by Command = 02 <sub>H</sub> or 20 <sub>H</sub> .
	0002_8054н	IDFOGL	Updated by Command = 80 <sub>H</sub> .
	0002_8058н	IVAOGL	Updated by Command = $90_{\rm H}$ .
VL Engine	0003_05А0н	VL_VERTEXSET	Updated by Command = 00 <sub>H</sub> or 90 <sub>H</sub> .
Primitive	0004_002Сн	LINE_SET_REG	Updated by Command = 01 <sub>H</sub> or 10 <sub>H</sub> .
Engine			
	0004_0030н	POLYGON_SET_REG	Updated by Command = 02 <sub>H</sub> or 20 <sub>H</sub> .
<u> </u>	0004_0034н	VERTEX_SET_REG	Updated by Command = 00 <sub>H</sub> or 90 <sub>H</sub>

# [Processing]

This command updates the above update registers.

This command performs no update processing when Command is other than those in the above update register table.

#### [Caution]

When the update processing occurs, wait for the processing in the geometry engine to end before updating the register.

Update of these registers may decrease module performance. Reduce updating.

#### Set Color Register

#### [Format]

31 24	23 16	15 0
SetColorRegister (CE <sub>H</sub> )	Command	Reserved
FGC8/16/24		

# [Description of Command]

Command		Description
ForeColor	00н	Updates the body foreground color C_FCC.
BackColor	01н	Updates the body background color C_BCC.
ForeColorShadow	02 <sub>H</sub>	Updates the shadow foreground color C_FCC.
BackColorShadow	03н	Updates the shadow background color C_BCC.

#### [Update register]

Module	Register address	Register name	Description
Vertex Reader	0002_8230н	C_FCC	Updated by Command = 00 <sub>H</sub> (ForeColor).
	0002_8234н	C_BCC	Updated by Command = 01 <sub>H</sub> (BackColor).
	0002_8238н	C_FCSC	Updated by Command = $02_{\rm H}$ (ForeColorShadow).
	0002_823Сн	C_BCSC	Updated by Command = 03 <sub>H</sub> (BackColorShadow).

#### [Processing]

This command updates the above update registers for setting of the color of the shadowed graphics.

This command performs no update processing when Command is other than those in the above update register table.

#### [Caution]

When the update processing occurs, wait for the processing in the geometry engine to end before updating the register.

Update of these registers may decrease module performance. Reduce updating.

#### $G_IndirectDL$

#### [Format]

31 24	23 16	15
G_IndirectDL (34 <sub>H</sub> )	Reserved	Reserved
Base Address		
Word Count		

# [Description of parameter]

Field name	Content	Effective range	
Base Address	Starting AXI address of display list	00000000 <sub>H</sub> to FFFFFF8 <sub>H</sub> (only 64-bit boundary)	

#### [Setting register that affects processing]

Module	Register address	Register name	Description
Vertex Reader	$0002\_806C_{\rm H}$	VRERRM	Masks abnormaml interrupt.

# [Update register]

Module	Register address	Register name	Description
Vertex Reader	0002_8068н	VRERR	Updates CERR.

#### [Processing]

This command reads and executes the display list for the specified Word Count from the address specified with Base Address. After this, this command executes the display list from DDL-FIFO again. This command has an execution image like subroutine.

#### [Caution]

It is prohibited to use such a nested structure as one including **G\_IndirectDL** in a display list transferred by **G\_IndirectDL**. If a nested structure is detected, it is treated as a command error, causing the CERR bit of the VRERR register to be set to "1".

#### SetIndexBaseAddress

#### [Format]

31	24	23 16	15	0		
SetIndexBaseAddress (D0 <sub>H</sub> )		Command	Reserved			
	Base Address					

#### [Description of command]

Command		Description	
COORD	$00_{\rm H}$	Specification for the coordinate element (X, Y, Z, W)	
COLF	01н	Specification for the front face color (Rf, Gf, Bf, Af)	
COLB	02 <sub>H</sub>	Specification for the rear (=back) face color (Rb, Gb, Bb, Ab)	
NORM	03н	Specification for the normal vector (Nx, Ny, Nz)	
TEX0	$04_{ m H}$	Specification for texture 0 (S0, T0,00)	
TEX1	05н	Specification for texture 1 (S1, T1, 01)	
F	06 <sub>H</sub>	Specification for fog (F)	

#### [Description of parameter]

Field name	Content	Effective range
Base Address	Starting AXI address of element data	00000000H to FFFFFFCH (only 32-bit boundary))

# [Update register]

Module	Register address	Register name	Description
Vertex Reader	0002_8300н	IDXBRCOORD	Updated by Command = 00 <sub>H</sub> (coordinate).
	0002_8308н	IDXBRCOLF	Updated by Command = $01_{\rm H}$ (front face color).
	0002_8310н	IDXBRCOLB	Updated by Command = 02 <sub>H</sub> (rear face color).
	0002_8318 <sub>H</sub>	IDXBRNORM	Updated by Command = $03_{\rm H}$ (normal vector).
	0002_8320н	IDXBRTEX0	Updated by Command = $04_{\rm H}$ (texture 0).
	0002_8328н	IDXBRTEX1	Updated by Command = $05_{\rm H}$ (texture 1).
	0002_8330н	IDXBRF	Updated by Command = 06 <sub>H</sub> (fog).

# [Processing]

This command updates the above update registers. Set the starting address (Base Address) where the vertex parameters are stored when executing index reference DL (**G\_VertexIndex**), to this command. This starting address is different from the starting address of indirect DL.

This command performs no update processing when Command is other than those in the above update register table.

#### SetIndexStride

#### [Format]

31 24	23	0
SetIndexStride (D1 <sub>H</sub> )	Command	Reserved
	Str	ride

# [Description of command]

Same as SetIndexBaseAddress.

# [Description of parameter]

Field name	Content	Effective range
Stride	AXI address interval of element data	00000004 <sub>H</sub> to 0003FFFC <sub>H</sub> (only 32-bit boundary)

# [Update register]

Module	Register address	Register name	Description
Vertex Reader	0002_8304н	IDXSTRIDECOORD	Updated by Command = 00 <sub>H</sub> (coordinate).
	0002_830Сн	IDXSTRIDECOLF	Updated by Command = 01 <sub>H</sub> (front face color).
	0002_8314н	IDXSTRIDECOLB	Updated by Command = 02 <sub>H</sub> (rear face color).
	0002_831Сн	IDXSTRIDENORM	Updated by Command = 03 <sub>H</sub> (normal vector).
	0002_8324н	IDXSTRIDETEX0	Updated by Command = 04H (texture 0).
	0002_832Сн	IDXSTRIDETEX1	Updated by Command = 05H (texture 1).
	0002_8334н	IDXSTRIDEF	Updated by Command = 06 <sub>H</sub> (fog).

#### [Processing]

This command updates the above update registers. Set an AXI address interval (byte address) between vertex parameters when executing index reference DL, to this command. However, the address must be a 32-bit boundary address.

This command performs no update processing when Command is other than those in the above update register table.

# $G_{VertexIndex}$

# [Format]

31	24	23 16	15		0
G_VertexIndex	(38 <sub>H</sub> )	DrawElement (00 <sub>H</sub> )	E F	Reserved	
		Index	Cor	unt	
		Vertex 1	Nui	nber	
31	31 24 23 16 15				
G_VertexIndex (38 <sub>H</sub> ) DrawArray (01 <sub>H</sub> )		E F	Reserved	T	
Index Count					

# [Description of parameter]

Field name	Content	Effective range
Index Count	Vertex number count	00000001 <sub>H</sub> to 3FFFFFF <sub>H</sub>
Vertex Number	Vertex number (only for DrawElement)	00000000н to 3FFFFFF <sub>H</sub>
EF	Edge detection flag when drawing QUADS and QUAD_STRIP	0, 1

# [Setting register that affects processing]

Module	Register address	Register name	Description
Vertex Reader	0002_8040н	GMDR0	IDFM and D fields affect processing.
	0002_8054н	IDFOGL	DFIDX field as well as DFV, C, T, N and F fields affect processing.
	$0002\_8300_{\rm H}$	IDXBRCOORD	Affects the coordinate data read
	0002_8304н	IDXSTRIDECOORD	address.
4	0002_8308н	IDXBRCOLF	Affects the front face color read
	0002_830Сн	IDXSTRIDECOLF	address.
5 (	0002_8310н	IDXBRCOLB	Affects the rear face color read
	0002_8314н	IDXSTRIDECOLB	address.
	$0002\_8318_{\rm H}$	IDXBRNORM	Affects the normal vector read
	0002_831Сн	IDXSTRIDENORM	address.
	0002_8320 <sub>H</sub>	IDXBRTEX0	Affects the texture 0 read address.
	0002_8324н	IDXSTRIDETEX0	
	0002_8328н	IDXBRTEX1	Affects the texture 1 read address.
	0002_832Сн	IDXSTRIDETEX1	
	0002_8330 <sub>H</sub>	IDXBRF	Affects the fog read address.
	0002_8334н	IDXSTRIDEF	

The index format is determined by the DFIDX field of the IDFOGL register.

The vertex data format is determined by the DFV, C, T, N and F fields of the IDFOGL register.

#### [Processing]

#### DrawElement

DrawElement reads vertex data for Index Count from memory, assuming the subsequent display list as the index of vertex data. Specify the starting address storing vertex data by SetIndexBaseAddress, and specify the stride of vertex data by SetIndexStride.

The index format is determined by the DFIDX field of the IDFOGL register.

The vertex data format is determined by the DFV, C, T, N and F fields of the IDFOGL register.

#### DrawArray

Unlike DrawElement, DrawArray consists of two words, having no word indicating Vertex Number. The index of vertex data always starts at vertex number "0", and is automatically incremented by "1" internally in the geometry engine. How to reference vertex data from memory is the same as that of DrawElement.

#### EF field:

The EF field is used to detect edges when executing QUADS and QUAD\_STRIP. This flag is referenced by geometry processing firmware when the Polygon Mode function is enabled (POMF! or POMB! of G\_PolygonSetting is FILL). Usually set "0" to the field.

#### Assignment of vertex data

Real address in memory associated with each vertex number is calculated as follows:

Real address = Base address + Stride \* Vertex number (0, 1, 2,...) + Offset (X, Y, Z,...)

The byte/halfword ordering in the Vertex Number field is little endian.

Offset is executed as follows according to the attribute setting of the IVAOGL register.

#### Base=IDXBRCOORD

Parameter	Z=0, W=0	Z=1, W=0	Z=1, W=1
X	Он	Он	Он
Y	$4_{ m H}$	$4_{ m H}$	$4_{ m H}$
Z	-	8 <sub>H</sub>	8 <sub>H</sub>
W	-	-	$\mathrm{C}_{\mathrm{H}}$

#### Base=IDXBRCOLF

Parameter	FC=0,FA=0	FC=1,FA=0	FC=1,FA=1	
R	-	Он	Он	
G	-	1 <sub>H</sub> (Byte)/4 <sub>H</sub> (Word)	1 <sub>H</sub> (Byte)/4 <sub>H</sub> (Word)	
В	-	2 <sub>H</sub> (Byte)/8 <sub>H</sub> (Word)	2 <sub>H</sub> (Byte)/8 <sub>H</sub> (Word)	
A	-	-	3 <sub>H</sub> (Byte)/C <sub>H</sub> (Word)	

Note: The offset of COLF is byte (8 bits) or word (32 bits) depending on the data format of IDFOGL.

#### Base=IDXBRCOLB

Parameter	BC = 0,BA = 0	BC = 1,BA = 0	BC = 1,BA = 1
R	-	Он	Он
G	-	1 <sub>H</sub> (Byte)/4 <sub>H</sub> (Word)	1H(Byte)/4 <sub>H</sub> (Word)
В	-	2 <sub>H</sub> (Byte)/8 <sub>H</sub> (Word)	2H(Byte)/8 <sub>H</sub> (Word)
A	-	-	3H(Byte)/C <sub>H</sub> (Word)

Note: The offset of COLB is byte (8 bits) or word (32 bits) depending on the data format of IDFOGL.

#### Base=IDXBRNORM

Parameter	N = 0	N = 1	
Nx	-	Он	
Ny	-	4н	
Nz	-	8 <sub>H</sub>	

## Base=IDXBRTEX0

Parameter	ST0 = 0, Q0 = 0	ST0 = 1,Q0 = 0	ST0 = 1,Q0 = 1
S0	-	Он	Он
T0	-	$4_{ m H}$	4н
R0	-		-
Q0	-		Сн

## Base=IDXBRTEX1

		_	
Parameter	ST1 = 0,Q1 = 0	ST1 = 1,Q1 = 0	ST1 = 1,Q1 = 1
S1	<b>A</b> -	Он	Он
T1		$4_{ m H}$	$4_{ m H}$
R1		-	-
Q1	. 7	-	Сн

## Base=IDXBRF

Parameter	F = 0	F = 1	
F	-	Он	

## [Caution]

- 1. **G\_VertexIndex** is supported only in OpenGL mode. In Coral input mode, it is treated as a command error and no **G\_VertexIndex** processing is performed.
- 2. Vertex data sent by **G\_VertexIndex** is aligned on a 32-bit address boundary.

#### $G_BitBlt$

#### [Format]

31	24 23		15		0
G_BitB	lt (3C <sub>H</sub> )	Reserved	SZP	DSP	Reserved
Length					
X					
Y					
Z					
W					
BLT displaylist					

#### [Description of parameter]

Field name	Content	Effective range
SZP	BLT displaylist size specification word offset	See the table below.
DSP	BLT displaylist drawing coordinate specification word offset	See the table below.
Length	BLT displaylist word count. The length from <b>G_BitBlt</b> to <b>w</b> is not included.	00000000н to 3FFFFFFF <sub>H</sub>
X	"X" component of model coordinate	Floating point value
Y	"Y" component of model coordinate	Floating point value
Z	"Z" component of model coordinate	Floating point value
W	"W" component of model coordinate	Floating point value

## [Processing]

This command executes the BLT command of the rendering display list to draw graphics to a position centered on the coordinate after the MVP-transformation. The center is calculated by dividing the "size by 2", and the fraction is rounded off. Various BLT commands can be used as "BLT displaylist". Set SZP, DSP and Length as shown in the table below, depending on the BLT command used. The destination coordinate (DRXs, DRYs) of the BLT displaylist is replaced with the post-MVP-transformation coordinate, and so does not affect the drawing.

BLT Type Command		SZP	DSP	Length
DrawRectP	-	2	1	3
DrawRectAlphaMapP	-	3	2	4
DrawBitmapP	-	2	1	Dependent on Count.
DrawBitmapLargeP	-	3	2	Dependent on Count.
BltCopyP	-	3	2	4
BltCopyAlternateP	-	7	6	8
BltCopyAltAlphaMapP	Normal	6	5	7
	ABR	7	6	8
BltCopyCompressedP	-	5	4	6
Blt Copy Comp Alpha Map P	-	4	3	5

## Save Restore Reg

#### [Format]

31	28	24	23 20	16 1	5 1	.2	8	4	0
SaveRestoreReg (1C <sub>H</sub> ) Save (00 <sub>H</sub> ) Reserved									
	MEMADDR								
	REGADDR								
	REGCOUNT								

SaveRestoreReg (1C <sub>H</sub> )	Restore (01 <sub>H</sub> )	Reserved
	MEM	ADDR

## [Description of parameter]

Field name	Content	Effective range
MEMADDR	Memory address of the save/restore destination	00000000 <sub>H</sub> to 3FFFFFF8 <sub>H</sub> (only 64-bit boundary)
REGADDR	Starting address of the save register	$0\_4000_{\rm H}$ to $1\_001F_{\rm H}$ (only addresses where registers exist)
REGCOUNT	Number of save registers	1 to 65535

## [Processing]

This command saves register value to AXI memory space specified by MEMADDR. Specify REGADDR by an address parenthesized in the register list.

In this case, the save register starting address (REGADDR) and the save register count (REGCOUNT) are also automatically saved. When the register is restored, it is restored by only specifying the MEMADDR.

Operation when nonexistent registers are saved/restored is not guaranteed.

## Memory storage format:

63 48 47	32 31	15	0					
REGADDR		REGCOUNT						
Reg value 1		Reg value 0						
Reg value m-1		Reg value m-2						

# $G_LineSetting$

## [Format]

5	31 24	23 16	15
	G_LineSetting (60 <sub>H</sub> )	Reserved	Attribute

## Attribute:

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												B L P C		E N D P	_	A A

# [Description of parameter]

Field name	Content	Effective range
AA	Antialias	0: Absent, 1: Present
ENDP	Presence/absence of endpoint drawing	0: Absent, 1: Present
BLPC	Presence/absence of initialization of broken line pointer	0: Absent, 1: Present

# [Update register]

Module	Register address	Register name	Description
Primitive Engine	0004_002C <sub>H</sub>	LINE_SET_REG	Updated by Attribute.

## [Processing]

This command updates the above update register for setting of straight line. LINE\_SET\_REG is referenced when Lines, Line\_Strip, nclip\_Lines, or nclip\_Line\_Strip is specified by G\_Begin.

# $G\_PolygonSetting$

## [Format]

31 24	23 16	15
G_PolygonSetting (64 <sub>H</sub> )	Reserved	Attribute

#### Attribute:

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	_	_	PO	МВ	РО	MF	P O B F	P O B L	P O B P	P O F F	P O F L	P O F P		C L D	C L B	C L F

# [Description of parameter]

Field name	Content	Effective range		
CLF	Front face culling setting	0: Does not perform culling 1: Performs culling		
CLB	Rear face culling setting	0: Does not perform culling 1: Performs culling		
CLD	Culling direction	0: Counterclockwise for front face, 1: Clockwise for front face		
POFP	Enable/disable of front face PolygonOffset in POINT mode	0: Disable, 1: Enable		
POFL	Enable/disable of front face PolygonOffset in LINE mode	0: Disable, 1: Enable		
POFF	Enable/disable of front face PolygonOffset in FILL mode	0: Disable, 1: Enable		
POBP	Enable/disable of rear face PolygonOffset in POINT mode	0: Disable, 1: Enable		
POBL	Enable/disable of rear face PolygonOffset in LINE mode	0: Disable, 1: Enable		
POBF	Enable/disable of rear face PolygonOffset in FILL mode	0: Disable, 1: Enable		
POMF	Specification of front face PolygonMode	00 <sub>B</sub> :POINT, 01 <sub>B</sub> :LINE, 10 <sub>B</sub> :FILL		
POMB	Specification of rear face PolygonMode	00 <sub>B</sub> :POINT, 01 <sub>B</sub> :LINE, 10 <sub>B</sub> :FILL		

# [Update register]

Module	Register address	Register name	Description
Primitive Engine	$0004\_0030_{ m H}$	POLYGON_SET_REG	Updated by Attribute.

# [Processing]

This command updates the above update register for setting of culling and PolygonMode.

POLYGON\_SET\_REG is referenced when graphics other than Point, Lines, Line\_Strip, nclip\_Point, nclip\_Lines and nclip\_Line\_Strip is specified by G\_Begin.

# $G\_PolygonOffset$

## [Format]

31 24	23 16	15 0				
G_PolygonOffset (65 <sub>H</sub> )	Reserved	Reserved				
factor						
units						

## [Update register]

Module	Register address	Register name	Description
Primitive Engine	0004_0024н	PO_FACTOR	Updated by factor
	0004_0028н	PO_UNITS	Updated by units.

# [Processing]

This command updates the above update registers for setting of PolygonOffset. **PO\_FACTOR** and **PO\_UNITS** are referenced when the setting of PolygonOffset is enabled by PolygonSetting.

## G\_VertexSetting

#### [Format]

31 24	23 16	15
G_VertexSetting (68 <sub>H</sub> )	Reserved	Attribute

#### Attribute:

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	F O	R P C	_	_	B A	B C	F O G	N	Q 1	S T 1	Q 0	S T 0	F A	F C	W	Z

#### [Description of parameter]

Field name	Content	Effective range
Z	Enable/disable of "Z" component operation	0: Disable, 1: Enable
W	Enable/disable of "W" component operation	0: Disable, 1: Enable
FC	Enable/disable of front face color initial value RGB component (Rf, Gf, Bf) calculation	0: Disable, 1: Enable
FA	Enable/disable of front face color initial value "A" component (Af) calculation	0: Disable, 1: Enable
ST0	Enable/disable of texture 0 "ST" component (S0, T0) calculation	0: Disable, 1: Enable
Q0	Enable/disable of texture 0 "Q" component (Q0) calculation	0: Disable, 1: Enable
ST1	Enable/disable of texture 1 "ST" component (S1, T1) calculation	0: Disable, 1: Enable
Q1	Enable/disable of texture 1 "Q" component (Q1) calculation	0: Disable, 1: Enable
N	Enable/disable of normal vector component (Nx, Ny, Nz) calculation	0: Disable, 1: Enable
FOG	Enable/disable of fog coordinate (Fog) calculation	0: Disable, 1: Enable
BC	Enable/disable of rear face color initial value RGB component (Rb, Gb, Bb) calculation	0: Disable, 1: Enable
BA	Enable/disable of rear face color initial value A component (Ab) calculation	0: Disable, 1: Enable
RPC	Enable/disable of texture perspective correction calculation	0: Disable, 1: Enable
FO	Enable/disable of fog coordinate calculation	0: Disable, 1: Enable

#### [Update register]

Module	Register address	Register name	Description			
VL Engine	$0003\_05 A0_{\rm H}$	VL_VERTEXSET	Updated by Attribute			
Primitive Engine	$0004\_0034_{ m H}$	PR_VERTEXSET	Updated by Attribute.			

#### [Processing]

This command switches between enable and disable of vertex elements in coordinate transformation and lighting processing, irrespective of enable or disable of vertex elements which the user inputs. For example, to perform lighting processing using only material and without vertex element color, specify "enable" of color element by **G\_VertexSetting** after disabling the color element by IVAOGL.

RPC must be set to "enable" when using a texture ID whose perspective correction is enabled. FO must be set to "enable" when the FOG field is enabled or when FOGZ is enabled by

#### G\_MatrixSetting.

#### [Caution]

Even when **G\_VertexSetting** is input, enable/disable of each element of input vertex does not change, and the content of GMDR0, IDFOGL and IVAOGL also does not change.

Setting GMDR0 and IVAOGL updates **VL\_VERTEXSET** and **PR\_VERTEXSET**. When performing G\_VertexSetting setting different from setting of GMDR0 and IVAOGL, be sure to issue **G\_VertexSetting** after GMDR0 and IVAOGL have been set.

# $G\_GlobalLight$

## [Format]

31	24	23 16	15
G_GlobalLig	ht (86 <sub>H</sub> )	Reserved	Reserved
		An	nbR
		An	nbG
		An	nbB
	•	An	nbA

# [Description of parameter]

Field name	Content	Effective range
AmbR	"R" component of global ambient light	Floating point value
AmbG	"G" component of global ambient light	Floating point value
AmbB	"B" component of global ambient light	Floating point value
AmbA	"A" component of global ambient light	Floating point value

## [Update register]

Module	Register address	Register name	Description
VL Engine	0003_0200н	LG_AmbR	Updated by AmbR.
	0004_0204н	LG_AmbG	Updated by AmbG.
	0004_0208н	LG_AmbB	Updated by AmbB.

## [Processing]

This command updates the above update registers for setting of global ambient light. LG\_AmbR, LG\_AmbG and LG\_AmbB are used for lighting processing. LG\_AmbA is not used for lighting processing, and so does not affect processing.

# $G_Light$

# [Format]

31	24	23	16 15		0
G_Light	(87 <sub>H</sub> )	Reserved		Reserved	ID
			AmbR		
			AmbG		
			AmbB		
			AmbA		
			DiffR		_
			DiffG		
			DiffB		7
			DiffA		
			PosX		
	•		PosY		
			PosZ		

# [Description of parameter]

Field name	Content	Effective range
ID	Light source ID	0 to 7
AmbR	Light source (ambient light) "R" component	Floating point value
AmbG	Light source (ambient light) "G" component	Floating point value
AmbB	Light source (ambient light) "B" component	Floating point value
AmbA	Light source (ambient light) "A" component	Floating point value
DiffR	Light source (diffuse light) "R" component	Floating point value
DiffG	Light source (diffuse light) "G" component	Floating point value
DiffB	Light source (diffuse light) "B" component	Floating point value
DiffA	Light source (diffuse light) "A" component	Floating point value
PosX	Light source position "X" component	Floating point value
PosY	Light source position "Y" component	Floating point value
PosZ	Light source position "Z" component	Floating point value

# [Update register]

Module	Register address	Register name	Description	Description			
VL Engine	0003_0220н	L0_AmbR	When ID=0	Updated by AmbR.			
	0003_0224н	L0_AmbG		Updated by AmbG.			
	$0003\_0228_{ m H}$	L0_AmbB		Updated by AmbB.			
	$0003\_0230_{ m H}$	L0_DiffR		Updated by DiffR.			
	$0003\_0234_{ m H}$	L0_DiffG		Updated by DiffG.			
	$0003\_0238_{ m H}$	L0_DiffB		Updated by DiffB.			
	$0003\_0240_{\rm H}$	L0_PosX		Updated by PosX.			
	0003_0244н	L0_PosY		Updated by PosY.			
	$0003\_0248_{ m H}$	L0_PosZ		Updated by PosZ.			
	$0003\_0270_{ m H}$	L1_AmbR	When ID=1	Updated by AmbR.			
				Omitted (same as for L0)			
	0003_0298нь	L1_PosZ		Updated by PosZ.			
			ID=2 to 5	Omitted			
	0003_400н	L6_AmbR	When ID=6	Updated by AmbR.			
	•••			Omitted (same as for L0)			
	0003_0428н	L6_PosZ		Updated by PosZ.			
	0003_0450н	L7_AmbR	When ID=7	Updated by AmbR.			
	•••			Omitted (same as for L0)			
	0003_0478н	L7_PosZ	<u></u>	Updated by PosZ.			

# [Processing]

This command updates the above update registers for setting of light source. Set up to eight light sources, light source 0 to light source 7 by specifying ID.

AmbA and DiffA are not used for lighting processing, and so does not affect processing.

# $G_Materigal$

# [Format]

31	$24\ 23$		$16\ 15$		0
G_Material (88 <sub>1</sub>	(F	Reserved		Atribute	
			R		
			G		
			В		
			A		

# Attribute:

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			_				TYP				_	_		4	B A	F R

# [Description of parameter]

Field name	Content	Effective range
FRT	Selects whether or not to apply the material setting to the front face.	0: Not apply, 1: Apply
BAK	Selects whether or not to apply the material setting to the rear face.	0: Not apply, 1: Apply
TYP	Selects a light source element for which the setting is performed.	001 <sub>B</sub> : Setting to only Ambient 010 <sub>B</sub> : Setting to only Diffuse 011 <sub>B</sub> : Setting to both Ambient and Diffuse 100 <sub>B</sub> : Setting to Emission
R	"R" component of material	Floating point value
G	"G" component of material	Floating point value
В	"B" component of material	Floating point value

# [Update register]

Module	Register address	Register name	Description	
VL Engine	0003_0500н	MF_AmbR	When	Updated by R.
	0003_0504н	MF_AmbG	FRT=1 and (TYP=001 <sub>B</sub>	Updated by G.
	$0003\_0508_{\rm H}$	MF_AmbB	or 011 <sub>B</sub> )	Updated by B.
	0003_0510н	MF_DiffR	When	Updated by R.
	0003_0514н	MF_DiffG	FRT=1 and (TYP=010 <sub>B</sub>	Updated by G.
	0003_0518н	MF_DiffB	or 011 <sub>B</sub> )	Updated by B.
	$0003\_051C_{\rm H}$	MF_DiffA		Updated by A.
	$0003\_0520_{ m H}$	MF_EmisR	When	Updated by R.
	$0003\_0524_{ m H}$	MF_EmisG	FRT=1 and TYP=100 <sub>B</sub>	Updated by G.
	$0003\_0528$ H	MF_EmisB	111-100B	Updated by B.

Module	Register address	Register name	Description	
VL Engine	0003_0550н	MB_AmbR	When	Updated by R.
	0003_0554н	MB_AmbG	BAK=1 and (TYP=001 <sub>B</sub>	Updated by G.
	$0003\_0558_{ m H}$	MB_AmbB	or 011 <sub>B</sub> )	Updated by B.
	0003_0560н	MB_DiffR	When	Updated by R.
	0003_0564н	MB_DiffG	BAK=1 and (TYP=010 <sub>B</sub>	Updated by G.
	0003_0568н	MB_DiffB	or 011 <sub>B</sub> )	Updated by B.
	0003_056Сн	MB_DiffA		Updated by A.
	$0003\_0570_{\rm H}$	MB_EmisR	When	Updated by R.
	0003_0574н	MB_EmisG	BAK=1 and TYP=100 <sub>B</sub>	Updated by G.
0003_0578н		MB_EmisB	111-1008	Updated by B.

## [Processing]

This command updates the above update registers for setting of material. Material is referenced when lighting processing is enabled.

## $G_{\text{\_}Matrix}$ Setting

#### [Format]

31	24	23	16 15	0_
C	G_MatixSetting (96 <sub>H</sub> )	Reserved		Attribute

#### Attribute:

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						_						P R O J	I M V	N V S	N V N	F O G Z

## [Description of parameter]

Field name	Content	Effective range
FOGZ	Enable/disable of fog eye coordinate calculation	0: Disable, 1: Enable
NVN	Enable/disable of normalization of normal vector	0: Disable, 1: Enable
NVS	Enable/disable of scaling of normal vector	0: Disable, 1: Enable
IMV	Enable/disable of MV inverse conversion	0: Disable, 1: Enable
PROJ	Enable/disable of perspective transformation	0: Disable, 1: Enable

## [Update register]

Module	Register address	Register name	Description
VL Engine	0003_05В0н	MATRIXSET	Updated by Attribute.

## [Processing]

This command updates the above update register.

## [Caution]

When NVN is enabled, normal vector scaling (NVS) is not performed.

## $G_NormalScale$

## [Format]

31 24	23 16	15 0
G_NormalScale (97 <sub>H</sub> )	Reserved	Reserved
	]	र

# [Update register]

Module	Register address	Register name	Description
VL Engine	0003_05С0н	NVSF	Updated by F

## [Processing]

This command updates the above update register as the scaling ratio of normal vector. NVSF is referenced when NVN of MATRIXSET is disabled and NVS is enabled.

## G\_LightSetting

#### [Format]

31 24	23 16	15
G_LightSetting (98 <sub>H</sub> )	Reserved	Attribute

#### Attribute:

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	L E 7	L E 6	L E 5	L E 4	L E 3	L E 2	L E 1	L E 0	_	_	I N I C	S I D E				L E N

## [Description of parameter]

Field name	Content	Effective range
LEN	Enable/disable of light source processing	0: Disable, 1: Enable
SIDE	Selects between lighting of single side and lighting of both sides.	0: Lighting of single side, 1: Lighting of both sides
INIC	Presence/absence of vertex color lighting initial value	0: Absent, 1: Present
LEO	Enable/disable of light source ID 0	0: Disable, 1: Enable
LE1	Enable/disable of light source ID 1	0: Disable, 1: Enable
LE2	Enable/disable of light source ID 2	0: Disable, 1: Enable
LE3	Enable/disable of light source ID 3	0: Disable, 1: Enable
LE4	Enable/disable of light source ID 4	0: Disable, 1: Enable
LE5	Enable/disable of light source ID 5	0: Disable, 1: Enable
LE6	Enable/disable of light source ID 6	0: Disable, 1: Enable
LE7	Enable/disable of light source ID 7	0: Disable, 1: Enable

## [Update register]

Module	Register address	Register name	Description
VL Engine	$0003\_05{ m D0_{H}}$	LIGHTSET	Updated by Attribute.

## [Processing]

This command updates the above update register. The lighting initial value referenced by INIC=1 is the color of vertex element (element enabled by FC and FA of IVAOGL).

## [Caution]

When disabling lighting processing (LEN=0), also set all the other fields in Attribute to "0". When either one of the other fields in Attribute is "1", which decreases module performance.

## $G_Init$

## [Format]

31	24	23 16	15
	G_Init (40 <sub>H</sub> )	Reserved	Reserved

## [Processing]

This command performs nothing.

## G\_BeginCont

## [Format]

31 24	23 16	15
G_BeginCont (22 <sub>H</sub> )	Command	Reserved

## [Processing]

This command performs the same processing as **G\_Begin**.

# $G_BeginE$

## [Format]

31	24 23		16 15		0
G_E	BeginE (E1 <sub>H</sub> )	Command		Reserved	

## [Processing]

This command performs the same processing as G\_Begin.

# $G\_BeginECont$

## [Format]


31	24 23	16	3 15	
G_Begin	nECont (E2 <sub>H</sub> )	Command	Reserved	

## [Processing]

This command performs the same processing as **G\_Begin**.

# $G_EndE$

## [Format]



## [Processing]

This command performs the same processing as G\_End.

#### SetLVertex2i

#### [Format]

31 24	23 16	15 0
SetLVertex2i (72 <sub>H</sub> )	Reserved	Reserved
LX	0dc	
LY	0dc	

## [Processing]

This command is processed as SetVertex2i.

## [Caution]

This command is for compatibility with existing GDCs.

Fujitsu recommends that coordinate setting be performed using SetVertex.

## SetLVertex2iP

## [Format]

31 24	23 16	15
SetLVertex2iP (73 <sub>H</sub> )	Reserved	Reserved
LY	0dc	LX0dc

## [Processing]

This command is processed as SetVertex2iP.

## [Caution]

This command is for compatibility with existing GDCs.

Fujitsu recommends that coordinate setting be performed using SetVertex.

# 6.6.5 Rendering Display List

# Command list

The rendering display list of KOTTOS, and each command code are shown below.

# Rendering display list code table (1)

Туре	Code	Command	Code
DrawPixel	00н	Pixel	00н
DrawPixelZ	01 <sub>H</sub>	PixelZ	$01_{\mathrm{H}}$
DrawLine	$02_{\mathrm{H}}$	Xvector	$20_{ m H}$
		Yvector	$21_{\mathrm{H}}$
		XvectorNoEnd	$22_{\mathrm{H}}$
		YvectorNoEnd	23 <sub>H</sub>
		XvectorBlpClear	$_{24 ext{H}}$
		YvectorBlpClear	25н
		XvectorNoEndBlpClear	$26_{\rm H}$
		YvectorNoEndBlpClear	$27_{\mathrm{H}}$
		AntiXvector	28 <sub>H</sub>
		AntiYvector	$29_{\rm H}$
		AntiXvectorNoEnd	2A <sub>H</sub>
		AntiYvectorNoEnd	$2\mathrm{B}_{\mathrm{H}}$
		AntiXvectorBlpClear	$2\mathrm{C_H}$
		AntiYvectorBlpClear	$2\mathrm{D_H}$
		AntiXvectorNoEndBlpClear	$2E_{\mathrm{H}}$
		AntiYvectorNoEndBlpClear	$2\mathrm{F}_{\mathrm{H}}$
DrawLine2i/DrawLine2iP	03н/04н	ZeroVector	30 <sub>H</sub>
		Onevector	31н
		ZeroVectorNoEnd	$32_{\mathrm{H}}$
		OnevectorNoEnd	33н
		ZeroVectorBlpClear	$34_{\rm H}$
		OnevectorBlpClear	35н
		${\bf Zero Vector No End Blp Clear}$	36н
		Onevector No End Blp Clear	37н
		AntiZeroVector	38 <sub>H</sub>
		AntiOnevector	39н
		AntiZeroVectorNoEnd	ЗАн
<del>-</del>		AntiOnevectorNoEnd	$3B_{\rm H}$
		AntiZeroVectorBlpClear	ЗСн
		AntiOnevectorBlpClear	$3D_{\rm H}$
		AntiZeroVectorNoEndBlpClear	$3E_{\rm H}$
		AntiOnevector No End Blp Clear	3Fн

Draw	F0 <sub>H</sub>	Flush	С1н
		PolygonEnd	Е1н
DrawTrap	$05_{\mathrm{H}}$	TrapRight	60 <sub>H</sub>
		TrapLeft	61н
SetVertex2i/	70 <sub>H</sub> /71 <sub>H</sub>	Normal	$FF_H$
SetVertex2iP		PolygonBegin	ЕОн
DrawVertex2i/	06h/07 <sub>H</sub>	TriangleFan	62 <sub>H</sub>
DrawVertex2iP		FlagTriangleFan	63 <sub>H</sub>
SetVertex	$14_{ m H}$	Fixed	00н
		PackedInt	$FF_H$
DrawVertex	15н	TriangleFan Fixed	00н
		TriangleFan PackedInt	$62_{\mathrm{H}}$
		Line Fixed ZeroVector	10н
		Line Fixed Onevector	11 <sub>H</sub>
		Line Fixed ZeroVectorNoEnd	12 <sub>H</sub>
		Line Fixed OnevectorNoEnd	13н
		Line Fixed ZeroVectorBlpClear	14н
		Line Fixed OnevectorBlpClear	15 <sub>H</sub>
		Line Fixed ZeroVectorNoEndBlpClear	16н
		Line Fixed OnevectorNoEndBlpClear	$17_{ m H}$
		Line Fixed AntiZeroVector	18н
		Line Fixed AntiOnevector	19н
		Line Fixed AntiZeroVectorNoEnd	1A <sub>H</sub>
	<b>†</b> , <b>†</b>	Line Fixed AntiOnevectorNoEnd	1B <sub>H</sub>
		Line Fixed AntiZeroVectorBlpClear	1C <sub>H</sub>
		Line Fixed AntiOnevectorBlpClear	$1\mathrm{D_H}$
		Line Fixed AntiZeroVectorNoEndBlpClear	1E <sub>H</sub>
		Line Fixed AntiOnevectorNoEndBlpClear	1F <sub>H</sub>
		Line PackedInt ZeroVector	$30_{\rm H}$
		Line PackedInt Onevector	31н
		Line PackedInt ZeroVectorNoEnd	$32_{\mathrm{H}}$
		Line PackedInt OnevectorNoEnd	33н
		Line PackedInt ZeroVectorBlpClear	34н
		Line PackedInt OnevectorBlpClear	35н
		Line PackedInt ZeroVectorNoEndBlpClear	36 <sub>H</sub>
		Line PackedInt OnevectorNoEndBlpClear	37н
		Line PackedInt AntiZeroVector	38 <sub>H</sub>
		Line PackedInt AntiOnevector	39 <sub>H</sub>
		Line PackedInt AntiZeroVectorNoEnd	ЗАн
		Line PackedInt AntiOnevectorNoEnd	3Вн
		Line PackedInt AntiZeroVectorBlpClear	3Сн
		Line PackedInt AntiOnevectorBlpClear	3Дн
		Line PackedInt AntiZeroVectorNoEndBlpClear	ЗЕн
		Line PackedInt AntiOnevectorNoEndBlpClear	3Гн

DrawRectP	09н	BltFill	41 <sub>H</sub>
		ClearPolyFlag	Е2н
DrawRectAlphaMapP	$1\mathrm{E}_{\mathrm{H}}$	BltFill	41 <sub>H</sub>
DrawBitmapP	ОВн	BltDraw	42 <sub>H</sub>
		DrawBitmap	43н
DrawBitmapLargeP	2F <sub>H</sub>	BltDraw	42 <sub>H</sub>
BltCopyP	$0\mathrm{D_H}$	TopLeft	44 <sub>H</sub>
		TopRight	$45_{ m H}$
		BottomLeft	46н
		BottomRight	$47_{ m H}$
BltCopyAlternateP	$0F_{\mathrm{H}}$	TopLeft	44 <sub>H</sub>
BltCopyAltAlphaMapP	$1\mathrm{F}_{\mathrm{H}}$	Normal	01 <sub>H</sub>
		ABR	00н
BltCopyCompressedP	$2\mathrm{D_H}$	TopLeft	$44_{ m H}$
Blt Copy Comp Alpha Map P	$2\mathrm{E}_{\mathrm{H}}$	TopLeft	$44_{ m H}$
SetRegister	F1 <sub>H</sub>	No command	
LoadFirm	18 <sub>H</sub>	Display list	00н
		Memory	$01_{ m H}$
RegTexture	19н	Base	00н
		State	$01_{\mathrm{H}}$
BindTexture	1A <sub>H</sub>	Reserved	00н
SetFog	$1\mathrm{B}_{\mathrm{H}}$	Table	00н

## Description of rendering display list

Parameter for a command are stored in the corresponding register. For the meaning of parameters, see the description of each register.

#### SetRegister

## [Format]

31	$24\ 23$	16	3 15		0	
SetRegister (F1	н)	Count		Address	Á	
	(Val 0)					
		(V	al 1)			
(Val n)						

## [Description of parameter]

Field name	Content	Effective range
Count	Number of registers that are set	$01_{\rm H}$ to FF <sub>H</sub> (only the range in which registers exist)
Address	Address of the starting register that is set	$0000_{\rm H}$ to $0153_{\rm H}$ (only addresses where registers exist)

## [Register updated by other than the specified registers]

Module	Register address	Register name	Description
Vertex Reader	0002_8420н	S_MDR0	Updated when MDR0 setting is included.
	0002_8424н	S_MDR1	Updated when MDR1 setting is included.
	0002_8428н	S_MDR2	Updated when MDR2 setting is included.
	0002_8430н	S_MDR4	Updated when MDR4 setting is included.
	0002_8440н	S_FBR	Updated when FBR setting is included.
	0002_8444н	S_XRR	Updated when XRR setting is included.

## [Processing]

This command sets data to successive registers in the rendering engine.

When setting data to two or more registers, the register address of data of the second or later is incremented by 1. Operation is not guaranteed when data is written to undefined addresses.

#### SetVertex2i

#### [Format]

31 24	23 16	15		4	3	2	1	0
SetVertex2i (70 <sub>H</sub> )	Command		Reserved				ver	tex
	Xdc		0					
	Ydc		0					

## [Description of Command]

Command		Description
Normal	FFH	Sets vertex data.
PolygonBegin	ЕОн	Sets vertex data and the start of polygon simultaneously.

## [Description of parameter]

Field name	Content	Effective range
Vertex	Vertex number to be set	0, 1, 2
Xdc	Vertex X coordinate	-4096 to 4095
Xdc	Vertex Y coordinate	-4096 to 4095

#### Data format

Data	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Xdc		5	3			Int							Fr	ac						
Ydc		Ş	3			Int				=				Fr	ac					

## [Processing]

This command sets vertex data for XY setup primitive drawing to registers.

When the PolygonBegin command is specified, the display list of until the PolygonEnd command is input is treated as the one for polygon drawing.

#### SetVertex2iP

#### [Format]

31 24	23	15	4	3	2	1 0
SetVertex2iP (71 <sub>H</sub> )	Command	Reserved				vertex
Y	de	Xdc				

#### [Description of Command]

Same as SetVertex2i.

## [Description of parameter]

Same as SetVertex2i.

#### Data format

Data	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
Xdc	Sign	Int
Ydc	Sign	Int

## [Processing]

Same as SetVertex2i. Only integer (packed format) can be used for coordinate.

## Draw

# [Format]

31	24	23 16	15 12	8	0
	Draw (F0 <sub>H</sub> )	Command		Reserved	

# [Description of Command]

Command		Description
Flush	С1н	Performs flush processing.
PolygonEnd	E1 <sub>H</sub>	Draws closed polygons.

# [Setting register that affects processing]

Module	Register address	Register name	Description
Rendering	0002_0420н	MDR0	The CF and ZP fields affect processing.
Engine	0002_0428н	MDR2	Each field affects processing.
	0002_0080 <sub>H</sub>	Zs	Initial value of Z coordinate
	0002_0084н	dZdx	X direction incremental value of Z coordinate
	0002_0088н	dZdy	Y direction incremental value of Z coordinate
	$0002\_008C_{\rm H}$	Z32s =	Integer part of initial value of 32-bit Z coordinate
	0002_0090н	dZ32dx	Integer part of X direction incremental value of 32-bit Z coordinate
	0002_0094н	dZ32dy	Integer part of Y direction incremental value of 32-bit Z coordinate
	0002_00А0н	Fs	Initial value of fog coordinate
	$0002\_00A4_{\rm H}$	dFdx	X direction incremental value of fog coordinate
	0002_00A8 <sub>H</sub>	dFdy	Y direction incremental value of fog coordinate
	0002_00С0н	S0s	Initial value of S coordinate of texture 0
	0002_00С4н	dS0dx	X direction incremental value of $S$ coordinate of texture $0$
	0002_00С8н	dS0dy	Y direction incremental value of S coordinate of texture 0
	0002_00ССн	T0s	Initial value of T coordinate of texture 0
	0002_00D0н	dT0dx	X direction incremental value of T coordinate of texture 0
	0002_00D4н	dT0dy	Y direction incremental value of T coordinate of texture 0
	$0002\_00 D8_{H}$	Q0s	Initial value of Q coordinate of texture 0
	0002_00DСн	dQ0dx	X direction incremental value of Q coordinate of texture 0
	0002_00Е0н	dQ0dy	$\boldsymbol{Y}$ direction incremental value of $\boldsymbol{Q}$ coordinate of texture $\boldsymbol{0}$
	$0002\_00\mathrm{E}4_\mathrm{H}$	S1s	Initial value of S coordinate of texture 1
	0002_00Е8н	dS1dx	X direction incremental value of S coordinate of texture 1
	0002_00EC <sub>H</sub>	dS1dy	Y direction incremental value of S coordinate of texture 1
	0002_00F0н	T1s	Initial value of T coordinate of texture 1
	0002_00F4 <sub>H</sub>	dT1dx	X direction incremental value of T coordinate of texture 1

0002_00F8н	dT1dy	Y direction incremental value of T coordinate of texture 1
0002_00FC <sub>H</sub>	Q1s	Initial value of Q coordinate of texture 1
0002_0100н	dQ1dx	X direction incremental value of Q coordinate of texture 1
0002_0104н	dQ1dy	Y direction incremental value of Q coordinate of texture 1

## [Processing]

#### PolygonEnd:

This command draws a polygon formed by SetVertex2i/2iP:FlagTriangleFan and DrawVertex2i/2iP:FlagTriangleFan, using SetVertex2i/2iP:PolygonBegin as the first vertex. After drawing, this command automatically clears the flag for the circumscribed quadrangle area for the polygon.

When using depth comparison, texture, and fog, registers to set the initial value and inclination value of each component must be set.

#### Flush:

This command waits for the drawing processing to end and writes the drawing result and then changes the status of KOTTOS to idle.

#### DrawPixel

## [Format]

31 24	23 16	3 15
DrawPixel (00 <sub>H</sub> )	Pixel (00 <sub>H</sub> )	Reserved
	PXs	0
	PYs	0

## [Setting register that affects processing]

Module	Register address	Register name	Description
Rendering	0002_0420н	MDR0	CF and ZP fields affect processing.
Engine	0002_0424н	MDR1	Each field affects processing.
	$0002\_0040_{\rm H}$	Rs	Initial value of color red component
	0002_004Сн	Gs	Initial value of color green component
	$0002\_0058_{\rm H}$	Bs	Initial value of color blue component
	0002_0064н	As	Initial value of color α component
	0002_0080н	Zs	Initial value of Z coordinate
	0002_008C <sub>H</sub>	Z32s	Integer part of initial value of 32-bit Z coordinate
	0002_00А0н	Fs	Initial value of fog coordinate
	$0002\_00C0_{\rm H}$	S0s	Initial value of S coordinate of texture 0
	0002_00ССн	T0s	Initial value of T coordinate of texture 0
	0002_00D8 <sub>H</sub>	m Q0s	Initial value of Q coordinate of texture 0
	$0002\_00\mathrm{E4_{H}}$	S1s	Initial value of S coordinate of texture 1
	0002_00F0н	T1s	Initial value of T coordinate of texture 1
	0002_00FC <sub>H</sub>	Q1s	Initial value of Q coordinate of texture 1

# [Description of parameter]

Field name	Content	Effective range		
PXs	X coordinate of point	-4096 to 4095		
PYs	Y coordinate of point	-4096 to 4095		

## Data format

	Data	$19\ 18\ 17\ 16$	15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
4	PXs	S	Int	Frac
7	PYs	S	Int	Frac

## [Processing]

This command draws points.

To add various drawing effects, set enable/disable of drawing effect by using the MDR1 register. Set each parameter value to the register for initial value of drawing parameters.

#### DrawPixelZ

## [Format]

## When ZP of MDR0 is 00b or 01b:

31 24	1 23 16	15 0			
DrawPixel (01 <sub>H</sub> )	PixelZ (01 <sub>H</sub> )	Reserved			
	PXs	0			
	PYs	0			
PZ	Z16s	0			

#### When ZP of MDR0 is 10b:

31	24	23	16 15	0
DrawPixel	$(01_{\rm H})$	PixelZ (01 <sub>H</sub> )		Reserved
		PXs		0
		PYs		0

## [Description of parameter]

Field name	Content	Effective range
PXs	X coordinate of point	-4096 to 4095
PYs	Y coordinate of point	-4096 to 4095
PZ16s	Z value of point (MDR0:ZP= 00 <sub>B</sub> or 01 <sub>B</sub> )	0 to 65535
PZ32s	Z value of point (MDR0:ZP= 10 <sub>B</sub> )	0 to 4294967295

#### Data format:

Data	19 18	8 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PXs		S		À		-	À		Ir	ıt			7	Ţ			Fr	ac	
PYs		S		Á	Int Frac														
PZ16s		0			T			7			Ir	ıt							

## [Processing]

This command draws points having Z value.

When DrawPixelZ is used, depth test is performed even when the ZC field of the MDR1 register is disabled. It is also possible to set various drawing effects in the same way as DrawPixel. This command is for upward compatibility; Fujitsu recommends that DrawPixel be used.

# DrawLine

# [Format]

31	24	23	$16 \ 15$	12	8	0		
	DrawLine (02 <sub>H</sub> )	Command			Reserved			
			LPN					
	LXs							
	LXde							
	$\mathrm{LYs}$							
	LYde							

# [Description of Command]

Command		Description
Xvector	20 <sub>H</sub>	Draws lines (the main axis is X).
Yvector	21 <sub>H</sub>	Draws lines (the main axis is Y).
XvectorNoEnd	$22_{\mathrm{H}}$	Draws lines (the main axis is X; draws no endpoint).
YvectorNoEnd	23н	Draws lines (the main axis is Y; draws no endpoint).
XvectorBlpClear	24 <sub>H</sub>	Draws lines (the main axis is X; clears the broken line pattern reference position before starting drawing).
YvectorBlpClear	25н	Draws lines (the main axis is Y; clears the broken line pattern reference position before starting drawing).
XvectorNoEndBlpClear	26н	Draws lines (the main axis is X; draws no endpoint; clears the broken line pattern reference position before starting drawing).
YvectorNoEndBlpClear	27н	Draws lines (the main axis is Y; draws no endpoint; clears the broken line pattern reference position before starting drawing).
AntiXvector	28н	Draws antialiased lines (the main axis is X).
AntiYvector	29н	Draws antialiased lines (the main axis is Y).
AntiXvectorNoEnd	$2A_{\rm H}$	Draws antialiased lines (the main axis is X; draws no endpoint).
AntiYvectorNoEnd	2Вн	Draws antialiased lines (the main axis is Y; draws no endpoint).
AntiXvectorBlpClear	2Сн	Draws antialiased lines (the main axis is X; clears the broken line pattern reference position before starting drawing).
AntiYvectorBlpClear	$2\mathrm{D_H}$	Draws antialiased lines (the main axis is Y; clears the broken line pattern reference position before starting drawing).
AntiXvectorNoEndBlpClear	2Ен	Draws antialiased lines (the main axis is X; draws no endpoint; clears the broken line pattern reference position before starting drawing).
AntiYvectorNoEndBlpClear	2F <sub>H</sub>	Draws antialiased lines (the main axis is Y; draws no endpoint; clears the broken line pattern reference position before starting drawing).

## [Description of parameter]

Field name	Content	Effective range
LPN	Number of pixels for straight line	1 to 8191
LXs	X coordinate of the starting point	-4096 to4095
LXde	When drawing with Y set as the main axis, input a DX/DY value (only decimal number).	-1.0 <b>~</b> 1.0
	When drawing with X set as the main axis, input "1" or "-1" depending on the drawing direction.	
LYs	Y coordinate of the starting point	-4096 to 4095
LYde	When drawing with X set as the main axis, input a DX/DY value (only decimal number).	-1.0 to 1.0
	When drawing with Y set as the main axis, input "1" or "-1" depending on the drawing direction.	

#### Data format:

Data	31 30 29 2	8 27 26 25 24 23 22 21 20 19 18	17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
LPN	0	0 Int			0
LXs	S	Int		Frac	0
LXde		s	In t		Frac
LYs	S	Int			Frac
LYde	S In				Frac

#### [Setting register that affects processing]

Module	Register address	Register name	Description
Rendering	0002_0420н	MDR0	CF and ZP fields affect processing.
Engine	0002_0424н	MDR1	Each field affects processing.
	$0002\_0154_{ m H}$	LZs	Initial value of Z coordinate
	0002_0158н	LZde	Inclination value of Z coordinate
	0002_008Сн	Z32s	Integer part of initial value of 32-bit Z coordinate
	0002_0090н	dZ32dx	Integer part of X direction incremental value of 32-bit Z coordinate
	0002_0094н	dZ32dy	Integer part of Y direction incremental value of 32-bit Z coordinate

#### [Processing]

This command draws lines by speifying an initial value and an inclination value directly. It starts drawing after parameters are set to the register for line drawing.

It can also draw line having Z comparison value, by setting the initial value and incremental value of Z coordinate to the LZs and LZde registers respectively using SetRegister. In 32-bit "Z" value mode, the LZs and LZde registers are valid only in terms of the sign and the decimal part, and the integer part used is the one in Z32s and dZ32dy.

When performing alpha blending, value of the ALF register is used as a blend ratio.

This display list is for upward compatibility; Fujitsu recommends that drawing be performed using SetVertex and DrawVertex.

# DrawLine2i

# [Format]

31 24	23 16	15		0
DrawLine2i (03 <sub>H</sub> )	Command		Reserved	Vertex
	LFXs	,	0	
	LFYs		0	

# [Description of Command]

Command		Description
ZeroVector	30н	Draws a line from vertex 0 to vertex 1.
OneVector	$31_{\rm H}$	Draws a line from vertex 1 to vertex 0.
ZeroVectorNoEnd	32н	Draws a line from vertex 0 to vertex 1 (draws no endpoint).
OneVectorNoEnd	33н	Draws a line from vertex 1 to vertex 0 (draws no endpoint).
ZeroVectorBlpClear	34 <sub>H</sub>	Draws a line from vertex 0 to vertex 1 (clears the broken line pattern reference position before starting drawing).
OneVectorBlpClear	35н	Draws a line from vertex 1 to vertex 0 (clears the broken line pattern reference position before starting drawing).
ZeroVectorNoEndBlpClea r	36н	Draws a line from vertex 0 to vertex 1 (draws no endpoint; clears the broken line pattern reference position before starting drawing).
One Vector No End Blp Clear	37н	Draws a line from vertex 1 to vertex 0 (draws no endpoint; clears the broken line pattern reference position before starting drawing).
AntiZeroVector	38н	Draws an antialiased line from vertex 0 to vertex 1.
AntiOneVector	39н	Draws an antialiased line from vertex 1 to vertex 0.
AntiZeroVectorNoEnd	ЗАн	Draws an antialiased line from vertex 0 to vertex 1 (draws no endpoint).
AntiOneVectorNoEnd	ЗВн	Draws an antialiased line from vertex 1 to vertex 0 (draws no endpoint).
AntiZeroVectorBlpClear	3Сн	Draws an antialiased line from vertex 0 to vertex 1 (clears the broken line pattern reference position before starting drawing).
AntiOneVectorBlpClear	3Дн	Draws an antialiased line from vertex 1 to vertex 0 (clears the broken line pattern reference position before starting drawing).
AntiZeroVectorNoEndBlp Clear	ЗЕн	Draws an antialiased line from vertex 0 to vertex 1 (draws no endpoint; clears the broken line pattern reference position before starting drawing).
AntiOneVectorNoEndBlp Clear	3F <sub>H</sub>	Draws an antialiased line from vertex 1 to vertex 0 (draws no endpoint; clears the broken line pattern reference position before starting drawing).

# [Description of parameter]

Field name	Content	Effective range
Vertex	Vertex number to be set	0, 1, 2
LFXs	X coordinate of vertex	-4096 to 4095
LFYs	Y coordinate of vertex	-4096 to 4095

## Data format

Data	19 18	17 1	6 1	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LFXs	5	S						Ir	nt							Fr	ac	
LFYs	5	S						Ir	nt							Fr	ac	

## [Processing]

This command draws an XY setup line. It starts drawing after an endpoint has been set to the register for drawing the XY setup line.

When performing alpha blending, value of the ALF register is used as a blend ratio.

This display list is for upward compatibility; Fujitsu recommends that drawing be performed using SetVertex and DrawVertex.

#### DrawLine2iP

#### [Format]

31	24	23 16	15	0
DrawLine2	iP (04 <sub>H</sub> )	Command	Reserved	Vertex
	LF	Ys	LFXs	

[Description of Command]

Same as DrawLine2i.

[Description of parameter]

Same as DrawLine2i.

#### Data format

Data	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LFXs	S	3							Ir	nt					
LFYs	5	3							Ir	nt					

## [Processing]

As with DrawLine2i, this command draws an XY setup line. Only integer (packed format) can be used for coordinate.

This display list is for upward compatibility; Fujitsu recommends that drawing be performed using SetVertex and DrawVertex.

# DrawTrap

# [Format]

31 24	23 16	15	12	8	0
DrawTrap (05 <sub>H</sub> )	Command			Reserved	
Ŋ	Ys			0	
	X	s			
	DX	ldy			
	XX	Js			
	DXI	Udy			A
	XI	Ls			
DXLdy					
U	SN			0	
L	SN			0	

# [Description of Command]

Command		Description
TrapRight	60 <sub>H</sub>	Draws a right triangle.
TrapLeft	61н	Draws a left triangle.

# [Description of parameter]

Field name	Content	Effective range
Ys	Starting Y coordinate	-4096 to 4095
Xs	Starting X coordinate	-4096 to 4095
DXdy	Inclination value of long side	-4096 to 4095
XUs	Starting X coordinate of short side upper triangle section	-4096 to 4095
DXUdy	Inclination value of short side upper triangle section	-4096 to 4095
XLs	Starting X coordinate of short side lower triangle section	-4096 to 4095
DXLdy	Inclination value of short side lower triangle section	-4096 to 4095
USN	Number of spans in upper triangle section	0 to 8191
LSN	Number of spans in lower triangle section	0 to 8191

# Data format

Data	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13	12 11 10 9 8 7 6 5 4 3 2 1 0			
Ys	S	Int	0				
Xs	S	Int	Frac	0			
DXdy	S	Int	Frac				
XUs	S	Int	Frac				
DXUdy	S	Int	Frac				
XLs	S	Int	Frac				
DXLdy	S	Int	Frac				
USN		-	0	Int			
LSN		-	0	Int			

# [Setting register that affects processing]

Module	Register address	Register name	Description
Rendering	$0002\_0420_{ m H}$	MDR0	CF and ZP fields affect processing.
Engine	0002_0428н	MDR2	Each field affects processing.
	0002_0488н	ALF	Blend ratio at α flat shading time
	0002_0480н	FC	Color when performing flat shading
	0002_0040н	Rs	Initial value of color red component when performing Gouraud shading
	0002_0044н	dRdx	X direction incremental value of color red component when performing Gouraud shading
	0002_0048н	dRdy	Y direction incremental value of color red component when performing Gouraud shading
	0002_004Сн	Gs	Initial value of color green component when performing Gouraud shading
	0002_0050н	dGdx	X direction incremental value of color green component when performing Gouraud shading
	0002_0054н	dGdy	Y direction incremental value of color green component when performing Gouraud shading
	0002_0058н	Bs	Initial value of color blue component when performing Gouraud shading
	0002_005Сн	dBdx	X direction incremental value of color blue component when performing Gouraud shading
	0002_0060н	dBdy	Y direction incremental value of color blue component when performing $\alpha$ Gouraud shading
	0002_0064н	As	Initial value of color α component when performing Gouraud shading
	0002_0068н	dAdx	$X$ direction incremental value of color $\alpha$ component when performing $\alpha$ Gouraud shading
	0002_006Сн	dAdy	Y direction incremental value of color $\alpha$ component when performing $\alpha$ Gouraud shading
	0002_0080н	Zs	Initial value of Z coordinate
	$0002\_0084_{ m H}$	dZdx	X direction incremental value of Z coordinate
	0002_0088н	dZdy	Y direction incremental value of Z coordinate
	$0002\_008C_{\rm H}$	Z32s	Integer part of initial value of 32-bit Z coordinate
	0002_0090н	dZ32dx	Integer part of X direction incremental value of 32-bit Z coordinate
	$0002\_0094_{ m H}$	dZ32dy	Integer part of Y direction incremental value of 32-bit Z coordinate
	$0002\_00A0_{\rm H}$	Fs	Initial value of fog coordinate
	0002_00A4 <sub>H</sub>	dFdx	X direction incremental value of fog coordinate
<del>-</del>	0002_00А8н	dFdy	Y direction incremental value of fog coordinate
	0002_00С0н	S0s	Initial value of S coordinate of texture 0
	0002_00С4н	dS0dx	X direction incremental value of S coordinate of texture 0
	0002_00С8н	dS0dy	Y direction incremental value of S coordinate of texture 0
	0002_00ССн	T0s	Initial value of T coordinate of texture 0
	0002_00D0н	dT0dx	X direction incremental value of T coordinate of texture 0
	0002_00D4н	dT0dy	Y direction incremental value of T coordinate of

		texture 0
$0002\_00 D8_{H}$	Q0s	Initial value of Q coordinate of texture 0
0002_00DC <sub>H</sub>	dQ0dx	X direction incremental value of Q coordinate of texture 0
0002_00E0 <sub>H</sub>	dQ0dy	Y direction incremental value of Q coordinate of texture 0
$0002\_00\mathrm{E}4_\mathrm{H}$	S1s	Initial value of texture 1 S coordinate
0002_00E8 <sub>H</sub>	dS1dx	X direction incremental value of S coordinate of texture 1
0002_00ЕСн	dS1dy	Y direction incremental value of S coordinate of texture 1
$0002\_00{\rm F0_{H}}$	T1s	Initial value of T coordinate of texture 1
0002_00F4н	dT1dx	X direction incremental value of T coordinate of texture 1
0002_00F8 <sub>H</sub>	dT1dy	Y direction incremental value of T coordinate of texture 1
0002_00FC <sub>H</sub>	Q1s	Initial value of Q coordinate of texture 1
0002_0100н	dQ1dx	X direction incremental value of Q coordinate of texture 1
0002_0104н	dQ1dy	Y direction incremental value of Q coordinate of texture 1

## [Processing]

This command draws triangles by setting an initial value and an inclination value directly. It executes DrawTrap after necessary parameters are set to the register for drawing triangle using SetRegister. The registers to be set for triangle vary with the MDR2 register.

This display list is for upward compatibility; Fujitsu recommends that drawing be performed using SetVertex and DrawVertex.

#### DrawVertex2i

## [Format]

31 24	23 16	15		0			
DrawVertex2i (06 <sub>H</sub> )	Command	Res	Reserved				
Diaw vertex21 (00H)	Command	Tte:	rteser veu				
	Xdc		0				
	Ydc		0				

## [Description of Command]

Command		Description
TriangleFan	06н	Draws an XY setup triangle.
FlagTriangleFan	07н	Draws an XY setup triangle for polygon drawing to the flag buffer.

## [Description of parameter]

Field name	Content	Effective range
Xdc	Starting X coordinate	4096 to 4095
Ydc	Starting Y coordinate	4096 to 4095

## Data format:

Data	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Xdc		5	3			Int								Fr	ac	Ţ				
Ydc		5	3			Int							Fr	ac						

# [Processing]

This command draws XY setup triangles. It starts drawing after parameters are set to the register for drawing XY setup triangle.

## DrawVertex2iP

## [Format]

31	24 23	16	15	0
DrawVertex2iP (	(07 <sub>H</sub> )	Command	Reserved	Verte x
	Ydc		Xdc	

## [Description of Command]

Same as DrawVertex2i.

## [Description of parameter]

## Data format:

	Data	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ī	Xdc	S				Int											
Ī	Ydc	S									Ir	nt					

## [Processing]

Same as DrawVertex2i. Packed integer format is used for vertex.

#### **DrawRectP**

### [Format]

31 2	4 23 16	315	1
DrawRectP (09 <sub>H</sub> )	Command	Reserved	
RYs		RXs	
RsizeY		RsizeX	

## [Description of Command]

Command		Description
BltFill	41н	Fills in a rectangular area using the current color (single color). Drawing is performed to the frame buffer specified by FBR.
ClearPolyFlag	E2 <sub>H</sub>	Fills in a polygon drawing flag buffer area specified by PFBR, with value "0". RsizeX and Y are used to specify the size of a drawing frame.

### [Description of parameter]

Field name	Content	Effective range
RXs	Filling starting X coordinate in the drawing frame -4096 to 4095	
RYs	Filling starting Y coordinate in the drawing frame	-4096 to 4095
RsizeX	X direction pixel count in a rectangular area to be filled in	1 to 4096
RsizeY	Y direction pixel count in a rectangular area to be filled in	1 to 4096

### Data format:

Data	15 14 13	12 11 10 9 8 7 6 5 4 3 2 1 0
RXs	S	Int
RYs	S	Int
RsizeX	0	Int
RsizeY	0	Int

### [Processing]

This command draws rectangles. It fills rectangular area using a foreground color.

To execute this command, set an 8-byte aligned value to XRES.

### [When Command is ClearPolyFlag]

No clipping is performed.

Filling is performed in units of bytes. Therefore, an area larger than a specified coordinate range may be cleared. It is defined that a sufficient flag buffer must be allocated. When a sufficient flag buffer is allocated following this definition, the user needs not be concerned with this matter.

PFBR is used as the base register.

### DrawRectAlphaMapP

### [Format]

31 24 23 16		15 0
DrawRectAlphaMapP (1E <sub>H</sub> ) Command		Reserved
AMA		DDR
R	Ys	RXs
Rsi	zeY	RsizeX

## [Description of Command]

Command		Description
BltFill	41н	Fills in a rectangular area using the current color (single color).

# [Description of parameter]

Field name	Content	Effective range
AMADDR	Alpha map storage address A value specified for this field rewrites ABR.	00000000H to 3FFFFFF8H (only 64-bit boundary)
RXs	Filling starting X coordinate in the drawing frame	-4096 to 4095
RYs	Filling starting Y coordinate in the drawing frame	-4096 to 4095
RsizeX	X direction pixel count in a rectangular area to be filled in	1 to 4096
RsizeY	Y direction pixel count in a rectangular area to be filled in	1 to 4096

### Data format:

Data	31 30 2	9 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5 4 3	2 1 0
AMADDR	0	Int		0
Data	15 14 1	3 12 11 10 9 8 7 6 5 4 3 2 1 0		
RXs	S	Int		
RYs	S	Int		
RsizeX	0	Int		
RsizeY	0	Int		

## [Processing]

This command draws a rectangle by specifying alpha blending by alpha map. It fills a rectangular area using a foreground color while performing alpha blending for each pixel. To execute this command, set an 8-byte aligned value to XRES. The stride of alpha map data is the same as RsizeX, and the alpha map data has no restriction on 8-byte alignment.

# DrawBitmapP

## [Format]

31 24	23 16	15 0
DrawBitmapP (0B <sub>Hh</sub> )	Command	Count
R	Ys	RXs
Rsi	zeY	RsizeX
	(Patte	ern 0)
	(Patte	ern 1)
	(Patte	ern n)

# [Description of Command]

Command		Description	
BltDraw	42 <sub>H</sub>	Draws an 8/16/32-bit pixel pattern	
DrawBitmap	$43_{\mathrm{H}}$	Draws a binary bit map pattern.	
		"0" is drawn by a color to be set for the transparent or background color register; "1" is drawn by a color to be set for the foreground color register.	

# [Description of parameter]

Field name	Content	Effective range
Count	Count Parameter word count including "RYs, RXs", "RsizeY, RsizeX", and pattern.	
RXs	Drawing starting X coordinate in the drawing frame -4096 to 4095	
RYs	Drawing starting Y coordinate in the drawing frame -4096 to 409	
RsizeX	sizeX X direction pixel count in a pattern 8 to 4096	
RsizeY Y direction pixel count in a pattern 8 to 40		8 to 4096

## Data format:

Data	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0		
Count	Int		
RXs	S	Int	
RYs	S	Int	
RsizeX	0	Int	
RsizeY	0	Int	

## Pattern data format:

## BltDraw

For 8 bits/pixel

7	Data	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
	Word 0	Pixel 3	Pixel 2	Pixel 1	Pixel 0
7	Word m	Pixel n-1	Pixel n-2	Pixel n-3	Pixel n-4

# For 16 bits/pixel

Data	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Word 0	Pixel 1	Pixel 0
Word m	Pixel n-1	Pixel n-2

### For 32 bits/pixel

Data	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 1 0					
Word 0	Pixel 0					
Word m	Pixel n-1					

When the number of remaining pixels in the last word is less than 32 bits, data on the MSB is ignored in KOTTOS internally.

### DrawBitmap

	Data	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
V	Vord 0	P31	P3-0	P29	P38	P27	P26	P25	P24	P23	P22	P21	P20	P19	P18	P17	P16	P15	P14	P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	Р3	P2	P1	Р0

Unlike BltDraw, DrawBitmap must create data whose word boundary is aligned horizontally in a line. When the number of remaining pixels in the last word in one line is less than 32 bits, the remaining part is ignored in KOTTOS internally.

The following shows data format in which 40-pixel wide characters are drawn using DrawBitmap.

[Data format (for first two lines) in which 40-pixel wide characters are drawn using DrawBitmap]

Data	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Word 0	P31	P3-0	P29	P38	P27	P26	P25	P24	P23	P22	P21	P20	P19	P18	P17	P16	P15	P14	P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	Р3	P2	P1	P0
Word 1															7	Ţ			1						P39	P38	P37	P36	P35	P34	P33	P32
Word 2	P71	P7-0	P59	P58	P57	P56	P55	P54	P53	P52	P51	P50	P59	P58	P57	P56	P55	P54	P33	P52	P51	P50	P49	P48	P47	P46	P45	P44	P43	P42	P41	P40
Word 3															1			À							P79	P78	P77	P76	P75	P74	P73	P72

### [Processing]

This command draws rectangular patterns. Specify the word count not including only header words (including RYs/RXs words and RsizeY/RsizeX words) for the Count.

To execute this command, set an 8-byte aligned value to XRES.

# DrawBitmapLargeP

## [Format]

31 24	23 16	15 0
DrawBitmapLargeP(2F <sub>H</sub> )	BltDraw (42 <sub>H</sub> )	Reserved
	Cor	unt
R	Ys	RXs
Rsi	zeY	RsizeX
	(Patte	ern 0)
	(Patte	ern 1)
	•1	
	(Patte	ern n)

# [Description of parameter]

Field name	Content	Effective range
Count	Parameter word count including "RYs,RXs", "RsizeY,RsizeX", and pattern.	18 to 16777218
RXs	Drawing starting X coordinate in the drawing frame	-4096 to 4095
RYs	Drawing starting Y coordinate in the drawing frame	-4096 to 4095
RsizeX	X direction pixel count in a pattern	8 to 4096
RsizeY	Y direction pixel count in a pattern	8 to 4096

### Data format:

Data	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13	12 11 10 9 8 7 6 5 4 3 2 1 0
Count	0		Int
RXs		S	Int
RYs		S	Int
RsizeX		0	Int
RsizeY		0	Int

## [Processing]

This command draws rectangular patterns. Use this command when drawing a large pattern whose Count value cannot fit in 16 bits.

To execute this command, set an 8-byte aligned value to XRES.

## BltCopyP

### [Format]

31	24	23 16	15 0
	BltCopyP (0D <sub>H</sub> )	Command	Reserved
	SR	Ys	SRXs
	DF	RYs	DRXs
	BRs	izeY	BRsizeX

### [Description of Command]

Command		Description
TopLeft	$44_{ m H}$	Starts BitBlt transfer starting at the upper left coordinate.
TopRight	45 <sub>H</sub>	Performs operation equivalent to transfer from the upper right coordinate.  (For SRXs=DRXs, TopLeft operation is performed; for SRYs=DRYs, BottomRight operation is performed.)
BottomLeft	46н	Performs operation equivalent to transfer from the lower left coordinate. (For SRXs=DRXs, BottomRight operation is performed; for SRYs=DRYs, TopLeft operation is performed.)
BottomRight	$47_{\mathrm{H}}$	Starts BitBlt transfer from the lower right coordinate.

## [Description of parameter]

Field name	Content	Effective range
SRXs	Transfer source starting X coordinate in the drawing frame	0 to 4095
SRYs	Transfer source starting Y coordinate in the drawing frame	0 to 4095
DRXs	Transfer destination starting X coordinate in the drawing frame	-4096 to 4095
DRYs	Transfer destination starting Y coordinate in the drawing frame	-4096 to 4095
BRsizeX	X direction pixel count in a pattern	1 to 4096
BRsizeY	Y direction pixel count in a pattern	1 to 4096

### Data format:

Data	1 1 1 1 5 4 3 2	$\begin{bmatrix} 1 & 1 & 1 \\ 2 & 1 & 0 \end{bmatrix} 9 8 7 6 5 4 3 2 1 0$
SRXs	0	Int
SRYs	0	Int
DRXs	S	Int
DRYs	S	Int
BRsizeX	0	Int
BRsizeY	0	Int

## [Processing]

This command copies a rectangular pattern within a drawing frame.

To execute this command, set an 8-byte aligned value to XRES.

In such a case that the copy source area and the copy destination area overlap even partially, the user must select Command appropriately. When copying a rectangular pattern in a manner in which no overlap occurs between the said areas, Fujitsu recommends that TopLeft be used.

## BltCopyAlternateP

### [Format]

31 24	23 16	15 0	
BltCopyAlternateP (0F <sub>H</sub> )	TopLeft (44 <sub>H</sub> )	Reserved	
	SAI	DDR	
	Sst	ride	
Sl	RYs	SRXs	
DADDR			
Dstride			
DRYs DRXs			
BRsizeY BRsizeX			

## [Description of parameter]

Field name	Content	Effective range
SADDR	Transfer source drawing frame starting address (base address)	00000000h to 3FFFFF8h
Sstride	Transfer source drawing frame horizontal pixel count	2 to 4096 (8-byte aligned)
SRXs	Transfer starting X coordinate in the transfer source drawing frame	0 to 4095
SRYs	Transfer starting Y coordinate in the transfer source drawing frame	0 to 4095
DADDR	Transfer destination drawing frame starting address	00000000h to 3FFFFF8h
Dstride	Transfer destination drawing frame horizontal pixel count	2 to 4096 (8-byte aligned)
DRXs	Transfer starting X coordinate in the transfer destination drawing frame	-4096 to 4095
DRYs	Transfer starting Y coordinate in the transfer destination drawing frame	-4096 to 4095
BRsizeX	X direction pixel count in the rectangular area to be transferred	1 to 4096
BRsizeY	Y direction pixel count in the rectangular area to be transferred	1 to 4096

### Data format:

Data	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 1	2 11 10 9 8 7 6 5 4 3	2 1 0
SADDR	0 Int	;		0
Sstride	0		Int	
SRXs	-	0	Int	
SRYs	-	0	Int	
DADDR	0 Int	;		0
Dstride	0		Int	
DRXs	-	S	Int	
DRYs	-	S	Int	
BRsizeX	-	0	Int	
BRsizeY	-	0	Int	

## [Processing]

This command copies a rectangular pattern between different drawing frames. In a case that the copy source area and the copy destination area overlap even partially, copying cannot be performed correctly

To execute this command, set an 8-byte aligned value to XRES.

Set an 8-byte aligned value to SStride and DStride.

# BltCopyAltAlphaMapP

## [Format]

31 24	1 23	3 15
BltCopyAltAlphaMapP(1F <sub>H</sub> )	Normal (01 <sub>H</sub> )	Reserved
	SA	DDR
	Ss	ride
S	RYs	SRXs
	AM	ADDR
D	RYs	DRXs
BrsizeY		BRsizeX
31 24	1 23 10	3 15
BltCopyAltAlphaMapP(1F <sub>H</sub> )	ABR (00 <sub>H</sub> )	Reserved
	SA	DDR
	Ss	ride
S	RYs	SRXs
	Blene	lStride

# [Description of Command]

BlendRYs

DRYs

BrsizeY

Command		Description
Normal	01н	Can specify an alpha map storage address. Stride of the Alpha map is set to the same value as the transfer horizontal pixel count (BRsizeX). The stride has no restriction on 8-byte alignment.
ABR	00н	Specifies an alpha map frame.

BlendRXs

DRXs

BRsizeX

# [Description of parameter]

Field name	Content	Effective range
SADDR	Transfer source drawing frame starting address (base address)	00000000 <sub>H</sub> to 3FFFFF8 <sub>H</sub>
Sstride	Transfer source drawing frame horizontal pixel count	2 to 4096
SRXs	Transfer starting X coordinate in the transfer source drawing frame	0 to 4095
SRYs	Transfer starting Y coordinate in the transfer source drawing frame	0 to 4095
AMADDR	Specifies an alpha map storage address.  A value specified in this field rewrites ABR.	$00000000_{\rm H}$ to $3\rm FFFFFF8_{\rm H}$ (64-bit aligned)
Blendstrid e	Alpha map frame horizontal pixel count (The base address is set for ABR.)	2 to 4096
BlendRXs	Reference starting X coordinate in the alpha map drawing frame	0 to 4095
BlendRYs	Reference starting Y coordinate in the alpha map drawing frame	0 to 4095
DRXs	Transfer starting X coordinate in the transfer destination drawing frame	-4096 to 4095
DRYs	Transfer starting Y coordinate in the transfer destination drawing frame	-4096 to 4095
BRsizeX	X direction pixel count in the rectangular area to be transferred	1 to 4096
BRsizeY	Y direction pixel count in the rectangular area to be transferred	1 to 4096

#### Data format:

Data	3 3 1 0	$\begin{smallmatrix}2\\9\\128\\27\\26\\25\\24\\23\\22\\21\\20\\19\\18\\17\\16$	15 14 13	12 11 10 9 8 7 6 5 4 3	2 1 0
SADDR	0	In	t		0
Sstride		0		Int	
SRXs		-	0	Int	
SRYs		-	0	Int	
AMADDR	0	In	t		0
Blend stride		0		Int	
BlendRXs		-	0	Int	
BlendRYs		-		Int	
DRXs		-	S	Int	
DRYs		-	S	Int	
BRsizeX		-	0	Int	
BRsizeY		-	0	Int	

### [Processing]

This command performs alpha blending for the source specified for SADDR, SStride, SRXs, SRXy and the alpha map specified for ABR (alpha base address), BlendStride, BlendRXs, BlendRYs, and copies the result of the alpha blending to the destination specified by FBR (frame buffer base address), XRES (X resolution), DRXs, DRYs. Copying is performed using TopLeft. In a case that the copy source area and the copy destination area overlap even partially, copying cannot be performed correctly.

When logical operation is set to the display list BltCopyAltAlphaMapP, it is ignored.

To execute this command, set an 8-byte aligned value to XRES.

Set an 8-byte aligned value to SStride and BlendStride.

## BltCopyCompressedP

### [Format]

31 24	23 16	15 0	
BltCopyCompressedP(2D <sub>H</sub> )	TopLeft (44 <sub>H</sub> )	Reserved	
	SAI	DDR	
DADDR			
Dstride			
DRYs			
BRsizeY BRsizeX			

## [Description of parameter]

Field name	Content	Effective range
SADDR	Storage address for transfer source and compressed pattern data	00000000 <sub>H</sub> to 3FFFFFF8 <sub>H</sub>
DADDR	Transfer destination drawing frame starting address	00000000н to 3FFFFFF8н
Dstride	Transfer destination drawing frame horizontal pixel count	2 to 4096
DRXs	Transfer starting X coordinate in the transfer destination drawing frame	-4096 to 4095
DRYs	Transfer starting Y coordinate in the transfer destination drawing frame	-4096 to 4095
BRsizeX	X direction pixel count in the rectangular area to be transferred after decompression of pattern data.	8 to 4096 (multiple of 8)
BRsizeY	Y direction pixel count in the rectangular area to be transferred after decompression of pattern data.	to 4096 (multiple of 8)

## [Processing]

This command decompresses and copies compressed pattern data. In a case that the copy source area and the copy destination area overlap even partially, copying cannot be performed correctly. Data is compressed in units of 8 pixels, and so the data size must be a multiple of "8".

To execute this command, set an 8-byte aligned value to XRES. Set an 8-byte aligned value ro DStride.

### BltCopyCompAlphaMapP

### [Format]

31 24	23 16	15 0		
$BltCopyCompAlphaMapP(2E_{H}) \\$	TopLeft (44 <sub>H</sub> )	Reserved		
	SAI	DDR		
AMADDR				
DRYs DRXs				
BRs	izeY	BRsizeX		

# [Description of parameter]

Field name	Content	Effective range
SADDR	Storage address for transfer source and compressed pattern data	00000000н to 3FFFFF8 <sub>H</sub>
AMADDR	Specifies an alpha map storage address.  A value specified in this field rewrites ABR.	00000000 <sub>H</sub> to 3FFFFFF8 <sub>H</sub> (64-bit aligned)
DRXs	Transfer starting X coordinate in the transfer destination drawing frame	-4096 to 4095
DRYs	Transfer starting Y coordinate in the transfer destination drawing frame	-4096 to 4095
BRsizeX	X direction pixel count in the rectangular area to be transferred after decompression of pattern data.	8 to 4096 (multiple of 8)
BRsizeY	Y direction pixel count in the rectangular area to be transferred after decompression of pattern data.	8 to 4096 (multiple of 8)

### Data format:

Data 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2						2 1 0
SADDR	0	Int	;			0
AMADDR	0	Int	;			0
DRXs			S		Int	
DRYs			S		Int	
BRsizeX		<b> / / / / / / / / / </b>	0		Int	·
BRsizeY			0		Int	·

### [Processing]

This command decompresses and copies compressed pattern data. In a case that the copy source area and the copy destination area overlap even partially, copying cannot be performed correctly. Data is compressed in units of 8 pixels, and so the data size must be a multiple of "8".

To execute this command, set an 8-byte aligned value to XRES. Stride of the alpha map data is the same as BRsizeX, and has no restriction on 8-byte alignment.

# $\mathbf{SetVertex}$

# [Format]

# When ZP of MDR0 is $00_B$ or $01_B$ :

31	$24\ 23$	16	15	9	8	7	6	5	4	3	2	1	0
SetVertex (14 <sub>H</sub> )	PackedInt (FF	н)	Reserve	Par	ran	ıТу	pe					Vei	rtex
Ydc.int			Xdc.int										
Z16.fixed													
Color													
S0.fixed													4
T0.fixed													Ą
Q0.fixed											_		
S1.fixed													
T1.fixed													
Q0.fixed	·							_	<u> </u>				
F.fixed	·								7	₹			

31	$24\ 23$	16 15	9 8 7 6 5	3 4 3 2 1 0
SetVertex (14 <sub>H</sub> )	Fixed (00 <sub>H</sub> )	Reserve	ParamType	Vertex
Xdc.fixed				
Ydc.fixed		A A		
Z16.fixed		Y A		
Color				
S0.fixed				
T0.fixed				
Q0.fixed			<del>-</del>	
S1.fixed				
T1.fixed	<b>4</b>			
Q1.fixed				
F.fixed				

# When ZP of MDR0 is $10_B$ :

31	24	23	16	15	9	8	7	6	5	4	3	2	1	0
SetVertex (14 <sub>H</sub> )		PackedInt (FF <sub>H</sub> )		Reserve	Pai	rar	nТy	ре					Ver	tex
Ydc.int				Xdc.int										
Z32.fixed (Lower)														
Z32.fixed (Upper)														
Color														
S0.fixed														
T0.fixed														
Q0.fixed														4
S1.fixed														1
T1.fixed												_		
Q1.fixed		·								2				
F.fixed		<u>-</u>							_					

31	24 23	16 15	9 8 7 6 5	4 3 2 1 0
SetVertex (14 <sub>H</sub> )	Fixed (00 <sub>H</sub> )	Reserve	ParamType	Vertex
Xdc.fixed				
Ydc.fixed				
Z32.fixed (Lower)				7
Z32.fixed (Upper)		A ê		
Color		Y A		
S0.fixed				
T0.fixed				
Q0.fixed				
S1.fixed			<del>-</del>	
T1.fixed				
Q1.fixed				
F.fixed				

# [Description of Command]

Command		Description
PackedInt	FF <sub>H</sub>	Sets vertex data having an integer coordinate packed into one word.
Fixed	00н	Sets vertex data having a fixed decimal coordinate. The coordinate consists of two words.

# [Description of parameter]

Field name	Content	Effective range
ParamType	Specifies which parameter is provided.	00н to FFн
Vertex	Specifies which vertex data to set among three vertex buffers. For triangle, either 0, 1 or 2 is set; for straight line, either 0 or 1 is set.	0,1,2
Xde,Ydc	Coordinate of a vertex. When the command is <b>PackedInt</b> , the coordinate consists of one word. When the command is <b>Fixed</b> , the coordinate consists of two words, that is, Xdc and Ydc respectively consisting of one word.	-4096 to 4095
Z	Z coordinate of a vertex. When ZP of MDR0 is $00_B$ (=16bit/Z) or $01_B$ (=8bit/Z), the coordinate consists of one word. When ZP of MDR0 is $10_B$ , the coordinate consists of two words.	0 to 255 (8bit/Z) 0 to 65535 (16bit/Z) 0 to 4294967295 (32bit/Z)
Color	RGBA components of vertex color. In 16BPP mode, upper 5 bites of each component are used. In 8BPP mode, color index code is set to R. When CO of MDR0 is 0, the color data are arranged in order of ARGB; when CO of MDR0 is 1, the color data are arranged in order of RGBA. For the arrangement of the color data, see "data format" (two pages later).	00000000 <sub>H</sub> to FFFFFFFF <sub>H</sub>
S0, T0	ST coordinate of texture 0 of vertex	-8192 to 8191
Q0	Q coordinate of texture 0 of vertex	0.00001526 to 1.0
S1, T1	ST coordinate of texture 1 of vertex	-8192 to 8191
Q1	Q coordinate oftexture 1 of vertex	0.00001526 to 1.0
F	Fog coordinate of vertex	0 to 65535

Table 6.21 Relationship between ParamType and necessary parameters

Parameter name	Required/not required	Function
Xdc.int	Always required	
Ydc.int	Always required	
Z.fixed	Required when ParamType[0] is "1"	Used to specify when using Z comparison.
Color	Required when ParamType[1] is "1" or when ParamType[2] is "1"	ParamType[1] is for the specification for A component; it is specified when using alpha value Gouraud shading. Specify this parameter using 8 bits in 8-bit color mode, 16-bit color mode and 32-bit color mode.
		ParamType[2] is for the specification for RGB component; it is specified when using Gouraud shading. Specify this parameter using 8 bits in 8-bit color mode, 16-bit color mode and 32-bit color mode.
S0.fixed, T0.fixed	Required when ParamType[3] is "1"	Specify this parameter when using texture 0.
Q0.fixed	Required when ParamType[3] is "1" or when ParamType[4] is "1"	Specify this parameter when using perspective correction for texture coordinate.
S1.fixed, T1.fixed	Required when ParamType[5] is "1"	Specify this parameter when using texture 1.
Q1.fixed	Required when ParamType[5] is "1" or when ParamType[6] is "1"	Specify this parameter when using perspective correction for texture coordinate.
F.fixed	Required when ParamType[7] is "1"	Specify this parameter when using fog coordinate.

## Data format:

Data	31 30 29	28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 1	13 12	11 10 9 8 7 6 5 4 3 2 1 0								
Xdc.int			-		S	Int								
Ydc.int			-		S	Int								
Xdc.fixed		S	Int	Fra	ıc	0								
Ydc.fixed		S	Int	Fra	ıc	0								
Z16.fixed	0		Int		Frac									
Z32.fixed (Lower)			0			Frac								
Z32.fixed (Upper)		Int												
Data	$31\ 30\ 29$	28 27 26 25 24	23 22 21 20 19 18 17 16	15 14	13 12	11 10 9 8 7 6 5 4 3 2 1 0								
S0.fixed	S		Int			Frac								
T0.fixed	S		Int			Frac								
Q0.fixed		0 In t			Fr	rac								
S1.fixed	S		Int			Frac								
T1.fixed	S		Int			Frac								
Q1.fixed		0 In			Fr	rac								
F.fixed	0		Int			Frac								

Color: When CO bit of MDR0 is "1"

Data	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Color	R.Int	G.Int	B.Int	A.Int

Color: When CO bit of MDR0 is "0"

Data	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Color	A.Int	R.Int	G.Int	B.Int

### [Processing]

This command sets vertex data for triangle/line drawing when using the setup interface. Integer (packed format) and fixed point number can be used for XY coordinate. Use this command together with DrawVertex. Coordinates Xdc and Ydc consist of one word when the command is PackedInt; they consist of two words when the command is Fixed. The number of necessary parameters depends on the ParamType field, the command, and the Z value precision (MDR0:ZP).

Value used as the "A" component whendrawing is determined as shown in Table 6.22.

Table 6.22 Value used as "A" component by SetVertex/DrawVertex

	ParamType[1]	MDR1/ MDR2 BM	0 CF	Value to be set as "A" component
A	0	0	0(8BPP)	FFH
			(16BPP)	00н when the "A" component (bit0) of FC register is set to "0"; FF <sub>H</sub> when set to "1"
			2(32BPP)	The "A" component (bit7-0) of FC register
		1	_	Value of ALF register
	1	_	- <u>A</u>	The "A" component of Color field

<sup>\*</sup> For point and straight line, BM of MDR1 is referenced; for triangle and polygon, BM of MDR2 is referenced. However, the setting at the point DrawVertex (not SetVertex) is input is referenced.

# ${\bf DrawVertex}$

# [Format]

# When MDR0's ZP is 00b or 01b:

31	24 23	16	15	12	9	8	7	6	5	4	3	2	1	0
DrawVertex (15 <sub>H</sub> )	* PackedInt		Reserve		Pa	ran	тy	ре					Ver	tex
Ydc.int			Xdc.int											
Z.fixed														
Color														
S0.fixed														
T0.fixed														
Q0.fixed														
S1.fixed														
T1.fixed														
Q1.fixed									1	_				
F.fixed							_			7				

31	24	23	16 15	12	9	8	7 6	5	4	3	2	1	0
DrawVertex (15 <sub>H</sub> )		* Fixed	Reserve	;	Par	ram'	Гуре	)				Vei	rtex
Xdc.fixed							-						
Ydc.fixed			À	A									
Z.fixed			*										
Color													
S0.fixed													
T0.fixed													
Q0.fixed				<u> </u>	7								
S1.fixed													
T1.fixed		À											
Q1.fixed		<b>W</b>											
F.fixed													

# When MDR0's ZP is $10_B$ :

31	24	23	16	15		9	8	7	6	5	4	3	2	1	0
DrawVertex (15 <sub>H</sub> )		PackedInt		Reserve	F	aı	ran	nТy	ре					Vei	rtex
Ydc.int				Xdc.int											
Z32.fixed (Lower)															
Z32.fixed (Upper)															
Color															
S0.fixed															
T0.fixed															
Q0.fixed															4
S1.fixed															
T1.fixed															
Q1.fixed											4		=		
F.fixed										_					7

31	24	23	16	15	9	8 7	6	5	4	3	2	1 0
DrawVertex (15 <sub>H</sub> )		Fixed		Reserve	Par	amT	ype			7	V	erte
Xdc.fixed									T			
Ydc.fixed						T 1	7		Ī			
Z32.fixed (Lower)												
Z32.fixed (Upper)				<u> </u>	1							
Color						1	<b></b>					
S0.fixed												
T0.fixed												
Q0.fixed					7							
S1.fixed												
T1.fixed												
Q1.fixed		À										
F.fixed		Ţ										

### [Description of Command]

Command		Description
TriangleFan Fixed / Triangle Fan PackedInt	00 <sub>H</sub> /62 <sub>H</sub>	Draws a setup triangle.
Line Fixed ZeroVector / Line PackedInt ZeroVector	10н /30н	Draws a line from vertex 0 to vertex 1.
Line Fixed OneVector / Line PackedInt OneVector	11 <sub>H</sub> /31 <sub>H</sub>	Draws a line from vertex 1 to vertex 0.
Line Fixed ZeroVectorNoEnd / Line PackedInt ZeroVectorNoEnd	12 <sub>H</sub> /32 <sub>H</sub>	Draws a line from vertex 0 to vertex 1 (draws no endpoint).
Line Fixed OneVectorNoEnd / Line PackedInt OneVectorNoEnd	13н /33н	Draws a line from vertex 1 to vertex 0 (draws no endpoint).
Line Fixed ZeroVectorBlpClear / Line PackedInt ZeroVectorBlpClear	14н /34н	Draws a line from vertex 0 to vertex 1 (clears the broken line pattern reference position before starting drawing).
Line Fixed OneVectorBlpClear / Line PackedInt OneVectorBlpClear	15н /35н	Draws a line from vertex 1 to vertex 0 (clears the broken line pattern reference position before starting drawing).
Line Fixed ZeroVectorNoEndBlpClear / Line PackedInt ZeroVectorNoEndBlpClear	16н /36н	Draws a line from vertex 0 to vertex 1 (draws no endpoint; clears the broken line pattern reference position before starting drawing).
Line Fixed OneVectorNoEndBlpClear / Line PackedInt OneVectorNoEndBlpClear	17 <sub>H</sub> /37 <sub>H</sub>	Draws a line from vertex 1 to vertex 0 (draws no endpoint; clears the broken line pattern reference position before starting drawing).
Line Fixed AntiZeroVector / Line PackedInt AntiZeroVector	18 <sub>H</sub> /38 <sub>H</sub>	Draws an antialiased line from vertex 0 to vertex 1.
Line Fixed AntiOneVector / Line PackedInt AntiOneVector	19н /39н	Draws an antialiased line from vertex 1 to vertex 0.
Line Fixed AntiZeroVectorNoEnd / Line PackedInt AntiZeroVectorNoEnd	1A <sub>H</sub> /3A <sub>H</sub>	Draws an antialiased line from vertex 0 to vertex 1 (draws no endpoint).
Line Fixed AntiOneVectorNoEnd / Line PackedInt AntiOneVectorNoEnd	1B <sub>H</sub> /3B <sub>H</sub>	Draws an antialiased line from vertex 1 to vertex 0 (draws no endpoint).
Line Fixed AntiZeroVectorBlpClear / Line PackedInt AntiZeroVectorBlpClear	1C <sub>H</sub> /3C <sub>H</sub>	Draws an antialiased line from vertex 0 to vertex 1 (before starting drawing, the broken line pattern reference position is cleared).
Line Fixed AntiOneVectorBlpClear / Line PackedInt AntiOneVectorBlpClear	1D <sub>H</sub> /3D <sub>H</sub>	Draws an antialiased line from vertex 1 to vertex 0 (clears the broken line pattern reference position before starting drawing).
Line Fixed AntiZeroVectorNoEndBlpClear / Line PackedInt AntiZeroVectorNoEndBlpClear	1E <sub>H</sub> /3E <sub>H</sub>	Draws an antialiased line from vertex 0 to vertex 1 (draws no endpoint; clears the broken line pattern reference position before starting drawing).
Line Fixed AntiOneVectorNoEndBlpClear / Line PackedInt AntiOneVectorNoEndBlpClear	1F <sub>H</sub> /3F <sub>H</sub>	Draws an antialiased line from vertex 1 to vertex 0 (draws no endpoint; clears the broken line pattern reference position before starting drawing).

### [Description of parameter]

See description of the SetVertex.

### [Processing]

This command draws triangle/line when using the setup interface. Use this command together with SetVertex.

As with **SetVertex**, **DrawVertex** updates the vertex buffer and draws the graphics specified by Command.

Coordinates Xdc and Ydc consist of one word when the command is **PackedInt**; they consist of two words when the command is **Fixed**.

The number of necessary parameters depends on the ParamType field. See the SetVertex. Slope calculation is performed internally using fixed point number, and the calculated value may not be complete precision. To get a result of higher precision, perform slope calculation using CPU, etc. and draw using DrawTrap.

## LoadFirm

## [Format]

31	24	23	16 15 14	8 7	0
	LoadFirm (18 <sub>H</sub> )	Displaylist (00 <sub>H</sub> )		Reserved	
	InstRAM	I Address		Count	
	Co	de1		Code0	
	Coo	le n		Code n-1	
31	24	23	16 15 14	8 7	0
	LoadFirm (18 <sub>H</sub> )	Memory (01 <sub>H</sub> )		Reserved	Ā
	InstRAM	[ Address		Count	

Local Mem Address

# [Description of Command]

Command		Description
Displaylist	00н	Transfers the subsequent display list for 32-bit word count as firmware.
Memory	01 <sub>H</sub>	Transfers the subsequent words for 32-bit word count as memory address and as firmware.

# [Description of parameter]

Field name	Content	Effective range
InstRAM Address	Write starting address of RAM that stores pixel processing firmware	0 to 510 (64-bit boundary address in units of 32-bit words)
Count	Number of 32-bit words transferred as pixel processing firmware (write is performed in units of 64 bits)	1 to 512
LocalMemAddress	AXI space address where pixel processing firmware is stored	00000000н to 3FFFFFF8н

## Data format:

Data	1 5	1 4	1 3	$\frac{1}{2}$	$egin{array}{c} 1 \ 1 \end{array}$	1 0	9	8	7	6	5	4	3	2	1	0
InstRAM Address		0				Int										
Count		0							Iı	nt						

Data	3 1	0
LocalMemAddress	Address	0

# Code format in display list (in units of 32 bits):

31	16 15 0
Code 1	Code 0
Code 3	Code 2
Code n-1	Code n-2

Code format in local memory (in units of 64 bits):

63	48	47 32	31	15 0
	Code 3	Code 2	Code 1	Code 0
	Code 7	Code 6	Code 5	Code 4
	•••			
	Code n-1	Code n-2	Code n-3	Code n-4

### [Processing]

This command loads the pixel processing program to the instruction RAM inside KOTTOS. This command selects between the mode where code is transferred from the display list and the mode where code is read and transferred from local memory.

The instruction RAM of the pixel processing module is accessed in units of 64 bits. If the bit count is less than 64 bits, padding (undefined data) is written.

# RegTexture

# [Format]

31	28	24	23	20	16	15		12	8			4			0		
Reg	gTextu	ıre (19 <sub>H</sub> )		Base (00	) <sub>H</sub> )			Re	eserved					TexID			
0					Base ad	ase address								0			
0			Size	Т			0			S	izeS						
T L		Reserve	d		FMT	B A	Res	served	CMP		Reser	rved		BPI	)		
31	28	24	23	20	16	15		12	8		6	4			0		
Res	gTextu	ıre (19 <sub>H</sub> )		State (0	1н)			Re	eserved					TexI	D		
WRA	APS	WRAPT		$\begin{array}{ccc} 0 & \begin{array}{c} MA \\ G \\ FL \end{array} \\ \end{array} 0 \begin{array}{c} MINFL \end{array}$								0	P C				
					BDR	CO	L				7						

# [Description of Command]

Command		Description
Base	00н	Sets base information of texture. Up to eight pieces of information can be registered using TexID.
State	01 <sub>H</sub>	Sets state information of texture mapping. Up to eight pieces of information can be registered using TexID.

# [Description of parameter]

Field name		Effective range
TexID	Texture information table entry number	0 to 7

## Data format:

Data	31 30 2	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9   8   7   6   5   4   3					
Base Address	-0	Address					
SizeS/ SizeT	0	Int	0	Int			

# Parameter for base information:

BPP		er Pixel)					
	Specifies the pixel format of a texture.						
	000:	8 bits / pixel	8-bit palette code assuming palette code				
	001:	RGB5_A1	16-bit color data: 5 bits for each of RGB components, 1 bit for "A" component				
	010: RGBA8 32-bit color data: 8 bits for each of RGBA components						
	011:	RGB5_6_5	16-bit color data: 5 bits for R, 6 bits for G, and 5 bits for B				
	100:	RGBA4	16-bit color data: 4 bits for each of RGBA components				
<del></del>	101: 16 bits / pixel 16-bit value assuming LUMINANCE_ALPHA						
CMP	(Compress)						
CMF	Specifies the compressed format of a texture.						
	00:	PLAIN	Uncompressed format				
	01:	COMPRESSED	Compressed format				
	10:	PALETTE4	4-bit palette code format				
	11:	PALETTE8	8-bit palette code format				
	(Bilinear Accelerate)						
BA	Specifies the special format used to perform fast access using bilinear filtering. This parameter						
	is enabled only for uncompressed format (PLAIN).						

	0:	Disable	Normal format			
	1:	Enable	Format for bilinear fast mode			
FMT	(Forn	nat)				
I WII	Speci	fies the type of a t	exture.			
	000:	ALPHA	Assumes 8 bits/pixel			
	001:	LUMINANCE	Assumes 8 bits/pixel			
	010: LUMINANCE_ Assumes 16 bits/pixel: 8 bits/pixel for LUMINANCE and					
	010.	respectively.				
	011: INTENSITY Assumes 8 bits/pixel					
	100: RGB Assumes 16-bit color data or 32-bit color data					
	101: RGBA Assumes 16-bit color data or 32-bit color data					
Reserved	Speci	fy 0 for future com	apatibility.			
TL	(Tile pattern)					
1L	Indicates that the pattern is used for tiling drawing.					
	0:	Texture	Pattern is referenced as texture.			
	1:	Tile	Pattern is referenced as tile.			

## Parameters for state information:

PC	(Texture coordinates Perpective Correction) Performs perspective correction for a texture when drawing 3D.						
	0:	Disable (initial value)	Does not co				
	1:	Enable	Corrects				
MINFL		ficate texture Filtering) how to interpolate when	minifying tex	cture.			
	000:	NEAREST (initial valu		Point sampling			
	001:	LINEAR		Bilinear filtering			
	010:	NEAREST_MIPMAP_I	NEAREST	Mipmap			
	011:	LINEAR_MIPMAP_NI	EAREST	Bilinear filtering, mipmap			
	110:	NEAREST_MIPMAP_I	LINEAR	Performs interpolation between mipmaps.			
	111:	LINEAR_MIPMAP_LI		Trilinear filtering			
MAGFL		(Magnificate texture Filtering) Sets how to interpolate when magnifying texture.					
	000:			Point sampling			
	001:			Bilinear filtering			
	001	EHVERN		Dimour intorning			
WRAPT		ure Wrapping mode for '					
	Sets l	Sets how to wrap a texture coordinate for T direction.					
	000:	CLAMP_TO_EDGE (initial value)					
	001:	REPEAT					
	010:	BORDER					
	011:	CLAMP					
	100:	100: MIRRORED_REPEAT					
WRAPS							
WINAFS		(TextureWrapping mode for S) Sets how to wrap a texture coordinate for S direction.					
	000:	CLAMP_TO_EDGE (in		o un centon.			
	000:	REPEAT	inai vaiue)				
	010:	BORDER					
	010	CLAMP					
	100:	MIRRORED REPEAT					
	100. WHIMOMED_THE ELL						

### Format of BDRCOL

#### 8-bit color mode:

Bit 7-0	BC8 (Border 8 bits Color) Sets a texture border color using an 8-bit indirect color (color index code).			
	Sets a texture border color using an 8-bit indirect color (color index code).			
Bit 31-8	Unused bits			

# 16-bit color mode (when CO bit of MDR0 is "0"):

Bit 15-0	BC16 (Border 16 bits Color)	
	Sets a texture border color using a 16-bit direct color.	
Bit 31-16	Unused bits	

## 32-bit color mode (when CO bit of MDR0 is "0"):

Bit 31-0	BC32 (Border 32 bits Color)	
	Sets a texture border color using a 32-bit direct color.	

## 16-bit color mode (when CO bit of MDR0 is "1"):

Bit 15-0	BC16 (Border 16 bits Color)
	Sets a texture border color using a 16-bit direct color.
Bit 31-16	Unused bits

## 32-bit color mode (when CO bit of MDR0 is "1"):

Bit 31-0	BC32 (Border 32 bits Color)
	Sets a texture border color using a 32-bit direct color.

## [Processing]

This command registers texture pattern information used as texture, to the texture information table. It registers two types of information: base information and state information.

### BindTexture

## [Format]

31 24	23	16	12	8	7	$^{2}$	1	0
$BindTexture\ (1A_{H})$	Reserved		Reserved	UI D	Reserved	Т	exI	D

# [Description of parameter]

Field name		Effective range
UID	ID of texture unit for setting	0, 1
TexID	Texture information table entry number of the texture assigned to the texture unit specified by UnitID	0t o 7

## [Processing]

This command specifies the texture pattern used as texture 0 or texture 1 (texture ID registered by RegTexture).

### SetFog

#### [Format]

31	28	24	23	20	16	15	12	8	4	1	0	
	SetFog (1B <sub>H</sub> )			Table (00 <sub>H</sub> )			Reserved		C	ount		
					F	s0						
	dF0											
	Fs1											
					d]	F1						
					Fs	31					T.	
					dF	`31	·					

### [Description of parameter]

Field name		Effective range
Count	Number of entries (number of initial value/coefficient pairs) Specify 32.	32
Fs	Initial value	-8192 to 8191
dF	Incremental value	-8192 to 8191

#### Data format:

Data	31 30 29	28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Fs	S	Int	Frac
dF	S	Int	Frac

#### [Processing]

This command registers the fog inclination value to the texture information table. It divides the min-max range of the Z value or of the fog coordinate (selected by FOGCRD of MDR7) into 32 units, and then sets the initial value and incremental value of the fog factor of each divided unit. When performing operation equivalent to OpenGL, calculate the initial value and incremental value based on the fog mode (LINEAR, EXP, EXP2) and Density specified by OpenGL, and then set the result in 32 entries (elements in table).

Regarding the fog factor, the minimum value is clamped to 0% (0.0); the maximum value to 100% (1.0). When implementing START and END using LINEAR mode of OpenGL, set the table so that 1.0 is set in START and 0.0 in END. When a value exceeding 1.0 is set as the initial value, a point (START) where the coefficient starts decreasing at an arbitrary position can be set.

## 6.7 Application Note

#### 6.7.1 Host Interface

#### **AXI** interface

Access to KOTTOS is performed using the AXI slave I/F. Access to the graphics memory area from the AXI slave I/F cannot be performed.

KOTTOS draws by writing display list to the DFIFOG register from this interface. Reading the GCTR register value allows to check the status of KOTTOS. Register needed for drawing is set using display lists including SetRegister and SetGModeRegister.

Internal registers are used to execute display list or for internal operation. If internal registers are accessed directly from the AXI interface during operation, the processing result is not guaranteed. Accessing directly registers other than DFIFOG and is allowed only when the processing is not affected, such as when debugging during software development.

#### Implementation of AXI slave

Regarding SLV\_ARADDR and SLV\_AWADDR, only the [19:0] range is decoded. It is assumed that bits upper than these bits are decoded outside KOTTOS.

#### Endian

KOTTOS uses little endian in principle. Register addresses described in this manual are little endian byte addresses. When using a big endian CPU, note that addresses are different from those shown in this manual.

### 6.7.2 Initialization Procedure for Hardware

#### Hardware reset

Reset is performed by setting an ARESETn signal to Low and inputting 8ACLK clock or greater. All output pins are undefined until reset is performed.

#### Software reset

To reset only KOTTOS after start-up, write to the SRESET register. This allows to issue a reset to a module other than the HOSTIF module within KOTTOS. Before performing reset, be sure to input ACLK.

### Loading of firmware for geometry processing

Load the geometry processing firmware to AXI memory space.

This operation is not needed when using only rendering display list.

- (1) Place geometry processing firmware in AXI memory space beforehand. KOTTOS does not get involved in this placement.
- (2) Set a reset vector used for the geometry processing CPU. Write the address where geometry processing firmware is placed, to 000F\_FFFC<sub>H</sub> in AXI memory space. KOTTOS does not get involved in this reset vector write.
- (3) Write to the FRHALT register to start up the geometry processing CPU.

(4) Reference the FR80ST register and check that the status becomes IDLE.

Table 6.23 Registers Used to Start Up Geometry Processing CPU

Setting	Register	Field
Start-up of geometry processing CPU	FRHALT	FRHALT
Determination of end of start-up of geometry processing CPU	FR_ST	ST

### Loading of firmware for pixel processing

Load the firmware for pixel processing beforehand when using geometry display list and rendering display list.

Pixel processing firmware is loaded by the display list LoadFirm. LoadFirm contains **Displaylist** command and **Memory** command. For easier loading, use **Displaylist** command at first. To use multiple pieces of Pixel processing firmware stored in memory beforehand by switching among them, use **Memory** command.

### 6.7.3 Basic Drawing Procedure

Setting of frame buffer

KOTTOS uses memory space connected to the AXI master I/F to draw. Pixel drawing space necessary for drawing is called "frame buffer".

Frame buffer is a rectangular image data area for drawing.




Fig. 6.2 Concept of Frame Buffer

Drawing frame is treated as a 2D coordinate system with the upper left point set as the origin, as shown in the figure above. Coordinate of max. "4096X4096" can be treated. The horizontal pixel count must be a multiple of "16".

Frame buffer is allocated in graphics memory by setting the drawing frame origin address and the X direction resolution (pixel count) to a register. The Y direction size needs not be set, but the user must be careful not to cause the maximum Y coordinate to overlap with another area when drawing.

Drawing address = Origin address + (Drawing frame size X × Y coordinate) + X coordinate

The above expression is the one for 8 bits/pixel. For 16 bits/pixel, multiply the value of the drawing frame size X and the X coordinate by 2; for 32 bits/pixel, multiply them by 4. This is because 1 pixel is 2 bytes and 4 bytes, respectively.

Table 6.24 Byte Count per Pixel

Color mode	bytes/pixel			
8-bit color index	1			
16-bit color	2			
32-bit color	4			

A function called "clipping" can be used that does not draw outside the specified rectangular area. Specify the clip frame to the upper left coordinate and lower right coordinate.

When clipping is enabled, a negative coordinate can also be specified. This allows the user to draw such a graphics as the one, only a part of which is stored in the frame buffer. When drawing is performed onto a negative coordinate without specifying clipping, drawing is performed on a horizontally wrapped around position or in a vertically protruded memory area.

Table 6.25 Register to Set Frame Buffer

Setting	Register	Field
Base address of frame buffer	FBR	-
Horizontal pixel count of frame buffer	XRR	-
Color mode	MDR0	CF
Enable/disable of clipping	MDR0	CX, CY
Clip frame upper left X coordinate	CXMIN	-
Clip frame upper left Y coordinate	CYMIN	-
Clip frame lower right X coordinate	CXMAX	-
Clip frame lower right Y coordinate	CYMAX	-

### [Memory data format]

### 32-bit direct color (32 bits/pixel)

Color data that is expressed using each 8-bit RGBA. Bits 7 to 0 are normally meaningless, but they are used as a blend value or display block processing control bits when alpha blend or texture is used. This color data is always stored in RGBA format irrespective of the CO bit of the MDR0 register.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	В								A						
								,						17	
31	30	29	28	27	26	25	24	23	22	21	20	19	18		
	R										(	3			


### 16-bit direct color (16 bits/pixel)

Color data that is expressed using each 5-bit RGB. Bit 0 is normally meaningless, but it is used as the stencil processing control bit for texture data. This color data is always stored in RGBA format irrespective of the CO bit of the MDR0 register.

15	14	13	12	11	10	9	8	7 6	5 4	3	2	1	0	
		R					G			В			A	

### 8-bit color index (8 bits/pixel)

8-bit color data. R, G and B are not distinguished. It is assumed that this color data is treated as palette reference index code in external display modules.



### Setting of polygon flag buffer

When using a concave polygon, a polygon flag buffer must be prepared as the drawing work area. Concave polygon means a polygon drawn using **G\_Begin** (Polygon or nclip\_Polygon) to **G\_End** or using SetVertex:FlagTriangleFan to Draw:PolygonEnd.

Polygon drawing flag buffer is, as with Z buffer, of the same shape as drawing frame. A 1-bit memory area is needed per pixel, and additionally an area for X resolution must be allocated before and after the memory area. Polygon drawing flag buffer must be cleared before drawing after allocating memory area. DrawRectP contains ClearPolyFlag, a command dedicated to polygon drawing flag buffer clearing. As with normal DrawRectP, ClearPolyFlag also clears only the specified range from the specified coordinate, and so the area for XRES size allocated before and after the memory area must also be cleared.




Fig. 6.3 Setting Example of Polygon Flag Buffer

## [Memory data format]

#### Polygon drawing flag

Binary data that expresses 1 pixel using 1 bit

1	5	14	13	12	. 11	10	9	8	7	6	5	4	3	2	1	0
P	15	P14	P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0
3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

Table 6.26 Register to Set Polygon Flag Buffer

Setting	Register	Field
Base address of polygon flag buffer	PFBR	-
Horizontal pixel count of frame buffer	XRR	-

Table 6.27 Display List to Clear Polygon Flag Buffer

Setting	Display list	Command
Clear of polygon flag buffer	DrawRectP	ClearPolyFlag

### Setting of coordinate transformation matrix

Coordinate of an oginal graphics is called "object coordinate (OC)"; coordinate after MVP (Model-View-Projection) transformation is called "clip coordinate (CC)". Set an MVP matrix that is used to transform the "object coordinate  $\rightarrow$  the clip coordinate". Either floating point number or fixed point number can be selected as the numerical format of each element of the matrix.

Table 6.28 Register to Set Data Format

Setting	Register	Field
OpenGL/Coral mode	GMDR0	IDFM
Data format (OpenGL mode)	IDFOGL	DFV
Data format (Coral mode)	GMDR0	DF

Table 6.29 Display List to Set MVP Matrix

Setting	Display list	Command
MVP matrix (OpenGL-compatible arrangement sequence)	G_LoadMatrixMVP	ColRow
MVP matrix (Coral-compatible arrangement sequence)		RowCol

### Setting of $3D \rightarrow 2D$ coordinate transformation

By dividing X, Y and Z components of the clip coordinate by "W" component, a graphics is transformed to a 3-dimensional and perspective graphics. This transformation is called "perspective transformation", and the coordinate after the perspective transformation is called "Normalized Device Coordinate (NDC)". Perspective transformation is not needed only when rotating or translating in parallel.

$$\begin{pmatrix} Xndc \\ Yndc \\ Zndc \end{pmatrix} = 1/Wcc \begin{pmatrix} Xcc \\ Ycc \\ Zcc \end{pmatrix}$$

Table 6.30 Display List to Set Perspective Transformation (recommended)

Setting	Display list	Command	Field
Enable/disable of perspective transformation	G_MatrixSetting		PROJ

Table 6.31 Register to Set Perspective Transformation (not recommended)

Setting	Register	Field
Enable/disable of perspective transformation (Coral-compatible method)	GMDR0	F

### Setting of clipping

Drawing a part got out of the screen causes writeing to graphics memory outside the assumed range and performance degradation. Clipping is a function to prevent this.

#### Setting of view volume clipping

View volume clipping is for setting a drawing range in clip coordinate space. This setting means a setting of a viewable range, and so this range is called view volume. When perspective transformation is enabled, view volume is a space spread toward the depth direction.




Fig. 6.4 View Volume in Clip Coordinate Space

Taking X coordinate, for example, whether or not clipping is needed is determined as follows:

Clip occurrence condition on the X minimum value  $\rightarrow$  Xcc/Wcc < XMIN

Clip occurrence condition on the X maximum value→ Xcc/Wcc < XMAX

Set the XMIN, XMAX, YMIN, and YMAX using **G\_ViewVolumeXYClip**. Similarly, Set "Z" using **G\_ViewVolumeZClip**.

"W" component gets involved with view volume, and so set the "W" range, too. Division is performed during Xndc=Xcc/Wcc transformation, and so "W" must be greater than "0" ("W>0"). In this case, if too small a value is allowed for W, NDC coordinate becomes too great. So, set the minimum value using G ViewVolumeWClip. For the "W", the maximum value needs not be set.

Whether or not to perform view volume clipping is specified when drawing graphics described later.

Setting	Display list	Command	Field
XY maximum/minimum clip coordinate	G_ViewVolumeXYClip	-	-
Z maximum/minimum clip coordinate	G_ViewVolumeZClip	-	-
W minimum clip coordinate	G ViewVolumeWClip	-	-

Table 6.32 Display List to Set View Volume

# Setting of rendering clipping

View volume clipping is performed in clip coordinate space by performing floating point operation. Therefore, it is difficult to set in order for the view volume clipping to fit perfectly on the device coordinate (see "view port transformation" described later). In this case, separately from view volume clipping, setting of rendering clipping is recommended. The rendering clipping is to clip on the device coordinate.

View volume is usually set larger than the frame buffer, and on the other, rendering clipping is set to a range that fits perfectly the frame buffer.

Rendering clipping can be performed faster than view volume clipping, but when the device coordinate range is exceeded during view port transformation described later, clipping cannot be performed correctly. Set view volume clipping so that the device coordinate range will not be exceeded.

Table 6.33 Register to Set Rendering Clipping

Setting	Register	Field
Enable/disable of X direction of rendering clipping	MDR0	CX
Enable/disable of Y direction of rendering clipping		CY
X minimum value of rendering clipping	CXMIN	CLIPXMIN
X maximum value of rendering clipping	CXMAX	CLIPXMAX
Y minimum value of rendering clipping	CYMIN	CLIPYMIN
Y maximum value of rendering clipping	CYMAX	CLIPYMAX

### Setting of culling

As a 3D object is usually created as convex polygon, it is unnecessary to draw a triangle whose rear face can be seen from the view point. Processing to erase a triangle of rear face before drawing it is called "culling". It can be set whether or not to perform culling (erasing) for front face and rear face respectively.

Which face is front is set based on the sequence specifying vertex. The user can select between the face where vertices are specified counterclockwise as front face and the face where vertices are specified clockwise as front face. As with existing GDC, it is defined by the direction as viewed from XY plane in the space where greater Y coordinate is shown downward. Note that specification of front face and rear face changes when using a space where smaller Y coordinate such as OpenGL is shown downward.





Fig. 6.5 Definition of Clockwise/Counterclockwise Rotation








Fig. 6.6 Definition of Vertex Sequence for Each Triangle

Culling is set by **G\_PolygonSetting**, but it can also be set by the GMDR2/GMDR2E register for compatibility with existing GDC. In point and straight line drawing, culling is not necessary, and the setting for culling is ignored.

Table 6.34 Display List to Set Culling (OpenGL mode)

Setting	Display list	Command	Field
Enable/disable of front face culling	$G_PolygonSetting$	-	CLF
Enable/disable of rear face culling	-		CLB
Definition of front face	_		CLD

Table 6.35 Register to Set Culling (Coral mode)

Setting	Register	Field
Enable/disable of front face culling	GMDR2/GMDR2E	CF
Definition of front face	-	FD

#### Setting of view port transformation

Transformation to adjust NDC to a coordinate that fits the frame buffer is called "view port transformation". A coordinate after the transformation is called "Device Coordinates (DC)". Setting of data format is the same as MVP matrix (*Table 6.28*).

Xdc = X\_Scaling\*Xndc + X\_Offset
 Ydc = Y\_Scaling\*Yndc + Y\_Offset
 Zdc = Z\_Scaling\*Zndc + Z\_Offset

Table 6.36 Display List to Set View Port Transformation

Setting	Display list	Command	Field
XY view port transformation	G_Viewport	-	-
Z view port transformation	G_DepthRange	-	-

#### Setting of DC OFFSET

Usually, DC OFFSET setting is not needed. When using a coordinate system where smaller Y coordinate is shown "downward" and greater Y coordinate is shown "upward", as DC coordinate system, set the DC OFFSET. To specify a coordinate system where Y direction height is 100 pixels, as inversed "Y" device coordinate system, set "100" to "Y" OFF SET and set sign inversion to "ON", which allows drawing a graphics of inversed Y direction.

X = OFFSET + (sign inversion/non-inversion) Xdc

Y = OFFSET + (sign inversion/non-inversion) Ydc

DC-OFFSET registers are special registers, and cannot be set using display list such as SetRegister. Set a value by accessing directly from the host CPU after checking that the status register (GCTR) in KOTTOS is IDLE.

Table 6.37 Register to Set DC OFFSET

Setting	Register	Field
DC X coordinate transformation of POINT	DC-OFFSET-PX	TOPX,OFFSET
DC Y coordinate transformation of POINT	DC-OFFSET-PY	TOPY,OFFSET
DC X coordinate transformation of LINE	DC-OFFSET-LX	TOLX,OFFSET
DC Y coordinate transformation of LINE	DC-OFFSET-LY	TOLY,OFFSET
DC X coordinate transformation of TRIANGLE	DC-OFFSET-TX	TOTX,OFFSET
DC Y coordinate transformation of TRIANGLE	DC-OFFSET-TY	TOTY,OFFSET

Setting of vertex element for object coordinate data

For object vertex data, color, texture, normal vector, and fog coordinate as well as object coordinate (X, Y, Z, W) can be set (each element is described later). Formats such as floating point number and fixed point number can be selected for each vertex element, but the settable format depends on the vertex element.

Table 6.38 Register to Set Vertex Element Format and Enable/Disable of Element

Setting	Register	Field
Data format (OpenGL mode)	IDFOGL	DFV
Enable/disable of Vertex element (OpenGL mode)	IVAOGL	All fields
Data format (Coral mode)	GMDR0	DF
Enable/disable of vertex element (Coral mode)	GMDR0	C, Z, ST, CF

Table 6.39 Display List to Set Enable/Disable of Vertex Element (not recommended)

Setting	Display list	Command
Vertex element	G_VertexSetting	-

# Input of drawing graphics

Table 6.40 Display List to Input Drawing Graphics

Input content	Display list	Command
Drawing graphics and enable/disable of view volume clipping	G_Begin	Various commands
Object vertex data	G_Vertex	-
Each element of object vertex data	Element value	-
End of graphics	G_End	-

# 6.7.4 Lighting Processing

In 3D drawing, shadow is expressed to make objects 3-dimensional. A lighting processing is used to express shadow. To express shadow, set a light source and calculate the front face color based on the positional relationship between the object and the light source.

### Setting of light source

Light source has three elements: ambient light, diffuse light, and position. Ambient light is a light component reaching objects uniformly irrespective of the position of light source. Diffuse light is a light component having a direction and changing depending on the positional relationship between the light source and the object.

Up to eight light sources can be set.

Setting	Display list	Command	Field
Enable/disable of each light source	G_LightSetting		LE0 to LE7
Each light source	G_Light		ID and others
Global light source	G_GlobalLight		-

# Setting of material

Set reflectivity of an object for each light source (Ambient light (ambient), Diffuse light (diffuse), and Emitted light (Emission)) as material. A different material can be set for front face and rear face.


	Setting	Display list	Command	Field
Material	<b>\$ \$</b>	G_Material	-	FRT and others

#### Setting of normal vector

To perform lighting processing, information on the direction in which each element is facing is needed. It is normal vector that has this directional information. Normal vector is set using three elements (Nx, Ny, Nz) for each vertex.

In a smooth face, one vertex corresponds to one normal vector, in angular face, even for the same vertex, a different normal vector corresponds to the vertex for each face. That is, for an angular face, a different normal vector must be input to the same vertex for the number of faces.

To draw a smooth face, enable Gouraud shading (see Section 6.7.5).



Normal vector for a smooth face

Normal vector for an angular face

Fig. 6.7 Normal Vector

When performing MVP transformation for vertex, coordinate transformation must also be performed for normal vector. To perform this transformation, set the inverse matrix of MV matrix by using **G\_LoadMatrixIMV**. MV matrix is usually the upper left "3 × 3" part of MVP matrix, and so set inverse matrix of this part.

Normal vector is specified by giving normalized vector (vector whose length is "1"), but when an unnormalized vector must be given, normalization processing can be performed by hardware. Also, when the user wants to use unnormalized vectors intentionally, disable normalization processing and then use the normal vector scaling function.

Table 6.41 Register to Set Normal Vectors

Setting	Register	Field
Enable/disable of vertex normal vector element	IVAOGL	N

Table 6.42 Display List to Set Normal Vectors

Setting	Display list	Command	Field
Normal vector transformation matrix	G_LoadMatrixIMV	ColRow/RowCol	-
Enable/disable of normal vector matrix operation	G_MatrixSetting	-	IMV
Enable/disable of normal vector normalization			NVN
Enable/disable of normal vector scaling			NVS
Normal vector scaling ratio	G_NormalScale	-	-

#### Setting of lighting processing

During lighting processing, vertex color is calculated based on the relationship between light source and normal vector. When both sides lighting processing is selected, lighting processing is performed for both front side and rear side.

When lighting processing is enabled, vertex color component is added as initial value of lighting operation. The calculation expression of lighting processing is as follows.  $\Sigma$  term indicates that the color component for the number of enabled light sources is added.

Vertex color component (R, G, B) =  $InitCol + M\_Emis + LG\_Amb * M\_Amb$  $\Sigma(M\_Amb * L\_Amb + max(l \cdot n, 0) * M\_Diff * L\_Diff) + I$ 

Vertex  $\alpha$  component (A) =  $M_Diff$ 

InitCol	Initial color (vertex color component)
$M\_Emis$	Material emitted light component
$M\_Amb$	Material ambient light component
$M_Diff$	Material diffuse light component
$LG\_Amb$	Global ambient light
$L\_Amb$	Each light source ambient light
$L\_Diff$	Each light source diffuse light
1	Each light source vector
n	Vertex normal vector

Use InitCol when performing light source processing not supported by hardware, such as specular. Lighting processing the user wants to add is calculated by the host CPU in advance and is passed to hardware as vertex color. When not using InitCol, vertex color is not needed. In such a case, disable color element (FC, FA, BC, BA) via IVAOGL and then set color element to Enable for only operation unit via G\_VertexSetting. Register setting changes operation unit setting, and so G VertexSetting must be issued after register setting.

Table 6.43 Display List to Set Llighting Processing

Setting	Display list	Command	Field
Enable/disable of lighting processing	G_LightSetting	-	LEN
Switching between single side lighting and both sides lighting			SIDE
Enable/disable of addition of initial value to lighting calculation			INIC
Enable/disable of operation unit color processing	G_VertexSetting	-	FC, FA ,BC, BA

# 6.7.5 Gouraud shading

Gouraud shading is a function to smoothly change the graphics color by using straight-line interpolation, based on the color specified for each vertex. It is used when drawing smooth faces.

To add color information to each vertex, enable color components of vertex element (FC, FA, BC, BA).

 $Color\ information\ is\ added\ in\ either\ setting\ of\ GMDR0/IVAOGL\ or\ {\tt G\_VertexSetting}.$ 

When Gouraud shading is specified in 8-bit color index mode, Gouraud shading is performed using color index value as 8-bit color component. This function is useful to create alpha map.

Table 6.44 Register to Set Gouraud Shading

Setting		Field
Enable/disable of RGB component Gouraud shading for point or straight line	MDR1	SM
Enable/disable of A component Gouraud shading for point or straight line		AS
Enable/disable of RGB component Gouraud shading for triangle or polygon	MDR2	SM
Enable/disable of A component Gouraud shading for triangle or polygon		AS

### 6.7.6 Alpha blending

Alpha blending is a function to perform semi-transparent drawing. It blends the pixels to be drawn and the pixels already written to the frame buffer at the specified alpha blend ratio. Operation processing for the alpha blending depends on when the blend function functionality (MDR5) is enabled or disabled. When the functionality is enabled, the operation processing is performed based on the blend function. When disabled, drawing color "C" is calculated as follows (in this case, color of pixel to be drawn is  $C_P$ , frame buffer color is  $C_F$ , and alpha value is "A").

$$C = C_P \times A + (1 - A) \times C_F$$

Alpha value "A" is expressed using 8 bits; 00H indicates blend ratio 0% and FFH indicates blend ratio 100%.

There are two types of alpha blending: one is blending the entire graphics by using a uniform blend ratio, and the other is setting a blend ratio for each vertex to change the transparency ratio. When vertex element "A" component is enabled, vertex "A" component is used as blend ratio. At this time, when Gouraud shading for "A" component is set to "Enable", the blend ratio can be changed. When the "A" component is disabled, the ALF register is used as blend ratio.

Bit 0 in 16-bit direct color and bits 0 to 7 in 32-bit direct color, graphics is drawn as follows. For 32-bit direct color, eventually the alpha value used for alpha blend is written. (The alpha value includes the following: ALF in normal mode; alpha value of each pixel in alpha Gouraud mode; alpha value of each texel in texel alpha mode.)

Table 6.45 Content of Drawing A Component During Alpha Blending

Color mode	Blend function	Content of A component
16-bit color	Absent/present	0: when alpha blend ratio of each pixel is "0" 1: when alpha blend ratio of each pixel is other than "0"
32-bit color	Absent	Alpha blend ratio of each pixel
	Present	"A" component after execution of blend function

Table 6.46 Register to Set Alpha Blending

Setting	Register	Field
Enable/disable of alpha blending for point or straight line	MDR1	BM
Enable/disable of alpha blending for triangle or polygon	MDR2	BM
Specification of blend ratio when blend ratio is fixed	ALF	-

# Alpha test

Alpha test is a function to compare the reference alpha value set to the ATR register and the alpha value and then, based on the comparison result, to select whether or not to draw pixels. The alpha test operates even when alpha blending is disabled.

Alpha value to be compared is used as alpha value in drawing mode at that time. In normal alpha blending, the alpha value set to the ALF register is used; when Gouraud shading is performed for the alpha value, shaded alpha value is used. Perform the alpha test before performing the blend function processing described later.

 ${\bf Table~6.47~~Alpha~Test~Comparison~Function}$ 

Comparison	Meaning
function	
NEVER	Always does not draw
ALWAYS	Always draws
LESS	Draws when "alpha value < reference alpha value"
LEQUAL	Draws when "alpha value ≤ reference alpha value"
EQUAL	Draws when "alpha value = reference alpha value"
GEQUAL	Draws when "alpha value ≥ reference alpha value"
GREATER	Draws when "alpha value > reference alpha value"
NOTEQUAL	Draws when "alpha value ≠ reference alpha value"

Table 6.48 Register to Set Alpha Test

Setting	Register	Field
Enable/disable of alpha test	MDR5	ATE
Alpha test comparison function		ATFUNC
Alpha test reference value	ATR	-

#### Blend function

Using blend function functionality, the user can select how to calculate the alpha blend ratio independently for the source and destination. It works only when alpha blending is enabled. Functions using alpha value of destination pixel can be used only in 32-bit/pixel mode.

Table 6.49 Blend Function

Blend function	Blend ratio
ZERO	(0%, 0%, 0%, 0%)
ONE	(100%, 100%, 100%, 100%)
DST_COLOR	(R <sub>d</sub> , G <sub>d</sub> , B <sub>d</sub> , A <sub>d</sub> )
SRC_COLOR	$(R_s, G_s, B_s, A_s)$
ONE_MINUS_DST_COLOR	(1-R <sub>d</sub> , 1-G <sub>d</sub> , 1-B <sub>d</sub> , 1-A <sub>d</sub> )
ONE_MINUS_SRC_COLOR	(1-R <sub>s</sub> , 1-G <sub>s</sub> , 1-B <sub>s</sub> , 1-A <sub>s</sub> )
SRC_ALPHA	$(A_s, A_s, A_s, A_s)$
ONE_MINUS_SRC_ALPHA	(1-A <sub>s</sub> , 1-A <sub>s</sub> , 1-A <sub>s</sub> , 1-A <sub>s</sub> )
DST_ALPHA	(A <sub>d</sub> , A <sub>d</sub> , A <sub>d</sub> , A <sub>d</sub> )
ONE_MINUS_DST_ALPHA	(1-A <sub>d</sub> , 1-A <sub>d</sub> , 1-A <sub>d</sub> , 1-A <sub>d</sub> )
SRC_ALPHA_SATURATE	(f, f, f, 1); f=min(A <sub>s</sub> , 1-A <sub>d</sub> )

Notes: Parenthesized value represents the blend ratio of each element of RGBA.

When the mixture result exceeds the maximum value of each element of RGBA, each element is clamped to the maximum value.

Table 6.50 Register to Set Blend Function

Setting	Register	Field
Enable/disable of blend function processing	MDR5	BFE
Blend function for the source		BLFUNCSRC
Blend function for the destination		BLFUNCDST

# 6.7.7 Logical operation drawing

Logical operation processing is performed between the pixels to be drawn and the pixels already written to the frame buffer.

Table 6.51 Logical Operation Function and Operation

Operation format	LOG	Operation	Operation format	LOG	Operation
CLEAR	0000b	0	AND	0001b	S & D
СОРУ	0011b	S	OR	0111b	$S \mid D$
NOP	0101b	D	NAND	1110b	!(S & D)
SET	1111b	1	NOR	1000b	!(S   D)
COPY INVERTED	1100b	!S	XOR	0110b	S xor D
INVERT	1010b	!D	EQUIV	1001b	!(S xor D)
AND REVERSE	0010b	S & !D	AND INVERTED	0100b	!S & D
OR REVERSE	1011b	S   !D	OR INVERTED	1101b	!S   D

Table 6.52 Register to Set Logical Operation Drawing

Setting	Register	Field
Enable/disable of logical operation drawing for point and straight line	MDR1	BM
Specification of logical operation function for point and straight line		LOG
Enable/disable of logical operation drawing for triangle and polygon	MDR2	BM
Specification of logical operation function for triangle and polygon		LOG

# 6.7.8 Depth test

In 3D drawing, depth test is used when performing hidden surface removal by using the Z buffer method. To compare depth, always set the Z buffer.

### Setting of Z buffer

Z buffer is of a shape whose vertical and horizontal pixel counts are the same as those of the drawing frame. Z value can be selected among 32 bits/pixel, 16 bits/pixel and 8 bits/pixel. Always clear Z value before drawing each frame using DrawRectP. At this time, be careful about color order (MDR0:CO).

Table 6.53 Register to Set Z Buffer

Setting	Register	Field
Base address of Z buffer	ZBR	-
Z value mode	MDR0	ZP

Table 6.54 Z Value Byte Count/Pixel

Z value mode	Byte count per pixel
8 bits	1
16 bits	2
32 bits	4

# [Memory data format]

Z value can be used as 32 bits, 16 bits, or 8 bits per pixel.

# (1) Unsigned 32-bit integer data

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Unsigned Integer (Lower word)														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Unsigned Integer (Higher word)														

# (2) Unsigned 16-bit integer data

15	14 $13$	12	11	10	9	8	7	6	5	4	3	2	1	0
Unsi	gned Integer													

# (3) Unsigned 8-bit integer data

7	6	5	4	3	2	1	0
Unsi	gned Ir	nteger					

# Setting of depth test

Depth test compares "Z" value of pixel and "Z" value of Z buffer to control whether to draw (PASS) or not to draw (FAIL). Using this function, the hidden surface removal, which hides an inner object by an outer object can be performed.

How to compare is set using the MDR1 register (point and straight line) or the MDR2 register (triangle and polygon). Even in the case of PASS, the depth write mask function is available that does not update the Z buffer.

Table 6.55 Register to Set Depth Test

Setting	Register	Field
Enable/disable of depth test for point and straight line	MDR1	ZC
Depth comparison function for point and straight line		ZCL
Depth value write mask for point and straight line		ZW
Enable/disable of depth test for triangle and polygon	MDR2	ZC
Depth comparison function for triangle and polygon		ZCL
Depth value write mask for triangle and polygon		ZW

Table 6.56 Depth Test Function using MDR1/MDR2

Depth test function	Code	Condition					
NEVER	$000_{\mathrm{B}}$	Always does not draw					
ALWAYS	$001_{\rm B}$	Always draws					
LESS	$010_{\rm B}$	Draws when "pixel Z value < Z buffer value"					
LEQUAL	011 <sub>B</sub>	Draws when "pixel Z value $\leq$ Z buffer value"					
EQUAL	$100_{\mathrm{B}}$	Draws when "pixel Z value = Z buffer value"					
GEQUAL	101 <sub>B</sub>	Draws when "pixel Z value $\geq$ Z buffer value"					
GREATER	110 <sub>B</sub>	Draws when "pixel Z value > Z buffer value"					
NOTEQUAL	111 <sub>B</sub>	Draws when "pixel Z value != Z buffer value"					

Table 6.57 Depth Write Mask using MDR1/MDR2

Depth write mask	1	Does not write "Z" value
Depth write mask	0	Writes "Z" value (when Z comparison mode is ON)

### 6.7.9 Texture Mapping

Texture mapping is a function to read the textel corresponding to the texture coordinate specified for vertex and then paste it to graphics. In KOTTOS, two textures can be used. Also, KOTTOS has two texture units to blend texture.

#### Texture coordinate

Texture coordinate is a 2D coordinate system where horizontal and vertical positions are expressed using ST coordinate. Upper left ST coordinate of the texture is (0.0, 0.0); lower right ST coordinate is (1.0, 1.0).

As texture pattern, up to " $4096 \times 4096$ " pixels can be used. Pattern size to be used is set using RegTexture. When the ST coordinate exceeds the pattern range, several processing methods such as the processing to repeat the texture pattern (Repeat) and the processing to extend the edge's texel (Clamp) can be selected.





Fig. 6.8 Texture Coordinate and Mapping Image

The specifiable range of texture coordinate varies with the texture size. The texture model coordinate given to vertex is multiplied by the texture size and transformed to texture device coordinate. When " $64 \times 64$ " pixel texture is used, texture model coordinate (1.0) is transformed to texture device coordinate (64.0).

A value from "-8192" to "+8191" can be used for texture device coordinate. Texture device coordinate is added to the vertex of face primitive, thereby associating the face and the texture pattern.



# Registration of texture

KOTTOS stores up to eight pieces of texture information. Changing the entry specification ID when drawing graphics allows the user to use multiple textures. To use eight textures or more, rewrite the texture information table.

Texture information consists of base information, which is the information on the texture itself, and state information, which specifies how to map.

# [Base information]

Storage address

Size

Bit per pixel (BPP: Bit/pixel)

Specification of compressed/uncompressed format

Specification of bilinear fast mode format

Format

Table 6.58 Display List to Register Texture

Input content	Display list	Command
Registration of texture information	RegTexture	Base
Registration of texture mapping method		State

#### Texture size

Regarding each of S and T, selectable texture data size is a value from 1 to 4096 pixels that is expressed as power of "2".

Table 6.59 Field to Register Texture Size

Input content	Display list	Command	Field	
Registration of texture size	RegTexture	Base	SizeS, SizeT	

#### Texture format

The formats shown in *Table 6.61* can be used as texture format. Format is a texture format specified by the **RegTexture** command. Derived Source Color represents how to transform each format to RGBA during pixel processing. Texture Bit Per Pixel specifies the texel bit length and the bit arrangement.

Uncompressed texture is interpreted as ARGB or RGBA depending on color order setting (CO of MDR0), and, as with pixel, is transformed to RGBA format at drawing time. Compressed texture is always interpreted as RGBA format irrespective of color order setting. When using compressed texture, it must be transformed in advance so that it is in RGBA format when compressed.

Table 6.60 Field to Register Texture Format and BPP

Input content	Display list	Command	Field	
Registration of texture format	RegTexture	Base	FMT	
Registration of texture BPP			BPP	

Table 6.61 RegTexture Format and Settable BPP, and Assignment when Blend Processing

Base format (FMT)	Texture Bit Per Pixel (BPP)	Derived Source Color (R, G, B, A)		
ALPHA	8BPP	(0, 0, 0, A)		
LUMINANCE	8BPP	(L, L, L, 1)		
LUMINANCE_ALPHA	16BPP	(L, L, L, A)		
INTENSITY	8BPP	(I, I, I, I)		
RGB	8BPP/RGB5_A1/RGBA8/R5_G6_B5/RGBA4	(R, G, B, 1)		
RGBA	8BPP/RGB5_A1/RGBA8/R5_G6_B5/RGBA4	(R, G, B, A)		

#### **Texture BPP**

Table 6.62 shows the bit formats supported as texture format. The user can select whether to place "A" component on the lower bit or on the upper bit depending on the setting of ColorOrder bit of the MDR0 register.

RegTexture(Base) Texture Bit Per Color Order Color Order CMPBPP Pixel = 1 = 08BPP Color data 8 bits **PLAIN** 8 bits Uncompressed Same as left format RGB5\_A1 16 bits R5:G5:B5:A1 A1:R5:G5:B5 RGBA8 32 bits R8:G8:B8:A8 A8:R8:G8:B8 R5\_G6\_B5 R5:G6:B5 16 bits Same as left RGBA4 16 bits R4:G4:B4:A4 A4:R4:G4:B4 16BPP16 bits 16bit code Same as left Palette format PALETTE4 RGB5\_A1 4 bits R5:G5:B5:A1 A1:R5:G5:B5 RGBA8 R8:G8:B8:A8 A8:R8:G8:B8 Palette R5\_G6\_B5 R5:G6:B5 Same as left table RGBA4 R4:G4:B4:A4 A4:R4:G4:B4 16BPP 16bit code Same as left PALETTE8 RGB5\_A1 8 bits R5:G5:B5:A1 A1:R5:G5:B5 A8:R8:G8:B8 RGBA8 R8:G8:B8:A8 Palette R5\_G6\_B5 R5:G6:B5 Same as left table RGBA4 R4:G4:B4:A4 A4:R4:G4:B4 16BPP16bit code Same as left COMPRESSED Compressed 8BPP 8 bits Color data 8bit format RGB5\_A1 16 bits R5:G5:B5:A1 R8:G8:B8:A8 RGBA8 32 bits 16BPP 16 bits 16-bit code

Table 6.62 Bit Format of Texture

Note: Palette format above refers to the color data and format of palette table.


Fig. 6.9 shows an example of memory storage format of palette format (PALETTE8, RGBA8). "P" is palette code making up texture/tile pattern, and "Color" is a table of color data corresponding to P0 to P255. KOTTOS uses little endian, and so pixel in 64-bit unit of bus width, is placed from the lower bit.

	Color1				Color0				Color3				Col	or2				
• • • •					Color253			Color252				Color255				Color254		
	P7	P6	P5	P4	P3	P2	P1	PΩ	P15	P14	P13	P12	P11	P10	P9 P	g		
	P7   P6   P5   P4   P3   P2   P1   P0						Γ, ο			1, 12	' '2		11 10	1, 2, 1,	<u> </u>			
					Pn-1	F	Pn-2	Pn-3	3 F	Pn-4	Pn-5	Pn-6	Pn-7	Pn-8				

Fig. 6.9 Memory Storage Format of Palette Format (PALETTE8, RGBA8)

# Tiling

Drawing is performed using the pixel read from the tiling pattern corresponding to the specified coordinate. Tiling determines pixel on the pattern read using the coordinate of the pixel to be drawn, irrespective of position and size of the primitive.



Example of tiling

Table 6.63 Display List to Specify Tiling

Input content	Display list	Command	Field
Specification of tiling	RegTexture	Base	TL

#### Format for bilinear fast mode








This firmat sppeds up bilinear filtering processing by creating texture data in advance in an arrangement where 4-pixel redundancy is provided per pixel in a normal texture arrangement.

This processing requires information for 4 pixels per pixel, therefore it uses an area 4 times greater than the normal one. Data in this format can be used only when performing bilinear filtering, and cannot be used when performing point sampling.

Color mode is limited to 16-bit direct color.

	0	1	2	3	4	5	6	7
0	00	01	02	03	04	05	06	07
1	08	09	10	11	12	13	14	15
2	16	17	18	19	20	21	22	23
3	24	25	26	27	28	29	30	31
4	32	33	34	35	36	37	38	39
5	40	41	42	43	44	45	46	47
6	48	49	50	51	52	53	54	55
7	56	57	58	59	60	61	62	63

Normal texture arrangement (" $8 \times 8$ " pixels)



Texture arrangement for bilinear fast mode (" $8 \times 8$ " pixels)

Table 6.64 Display List to Specify Bilinear Fast Mode

Input content	Display list	Command	Field
Specification of bilinear fast mode	RegTexture	Base	BA

### Texture wrapping

This processing specifies operation when a negative value or a value greater than the texture size is specified for a value of S and T.

Function	Description
Wrap	CLAMP_TO_EDGE
	REPEAT
	BORDER
	CLAMP
	MIRRORED_REPEAT




Fig. 6.10 Image of Wrapping Mode

# [CLAMP\_TO\_EDGE]

When the given S, T coordinate is a negative value or when it is greater than the texture size, the S, T coordinate is fixed as follows.

S < 0	S = 0
S > Texture X size - 1	S = Texture X size - 1

#### [REPEAT]

Simply masks the upper x bit of the given S, T coordinate. When the texture size is 64 pixels, lower 6 bits of the integer part of ST is used as the S, T coordinate.

# [BORDER]

When the given ST coordinate is a negative value or greater than the texture size, drawing is performed using border color instead of texture.

### [CLAMP]

When filtering mode is NEAREST, the same operation as **CLAMP\_TO\_EDGE** is performed. When performing bilinear filtering (LINEAR, **LINEAR\_MIPMAP\_NEAREST**, **LINEAR\_MIPMAP\_LINEAR**), CLAMP is different from **CLAMP\_TO\_EDGE** in that CLAMP blends the range where the ST coordinate is greater than the texture size with the border color.

### [MIRRORED\_REPEAT]

Maps the range where the ST coordinate is greater than the texture size while inversing the S, T coordinate.

Table 6.65 Display List to Specify Wrapping Mode

Input content	Display list	Command	Field
Specification of wrapping mode	RegTexture	State	WRAPS, WRAPT

### Texture filtering

When mapping a texture to a graphics smaller than the size of the original texture or when mapping a texture to a graphics greater than the size of the original texture, various filtering modes can be specified to improve the quality of the mapping result. Processing time increases as the quality of mode is higher.

The user can select how to map when mapping a texture to a graphics greater than the size of the original texture (Magnification) and when mapping a texture to a graphics smaller than the size of the original texture (Minification).


### [Point sampling]







This is the simplest mode that uses the texture pixel (texel) specified by (S, T) for drawing as it is. It selects the pixel nearest the calculated ST coordinate.




### [Bilinear filtering]







This mode blend texture pixel at four points near the texture pixel specified fby (S, T) according to the distance from the specified point and uses the blend result for drawing.




# [Mipmap]







When mapping texture, this mode maps texture at the mipmap level corresponding to the reduction ratio. Texture of reduced version must be prepared. The texture whose ST size is halved is reduced to become a texture whose ST size is " $1 \times 1$ ".






Fig. 6.11 Mipmap Texture

# [Trilinear filtering]







This mode samples texels from tow mipmap levels to blend according to the distance from the two mipmap levels. The pixel at the center of the mapping image shown in *Fig. 6.11* is situated right in the middle of level 1 and level 2, and so it is created by blending 2 texels at 50%.

Table 6.66 Setting of Texture Filtering

Input content	Display list	Command	Field
Specification of filtering mode (magnification)	RegTexture	State	MAGFL
Specification of filtering mode (minification)			MINFL

Table 6.67 Relationship between Filtering and MINFL Setting

Bilinear	Mipmap	Trilinear	MINFL
×	×	×	NEAREST
₩	×	×	LINEAR
×	€	×	NEAREST_MIPMAP_NEAREST
×	₩	€	NEAREST_MIPMAP_LINEAR
€	€	×	LINEAR_MIPMAP_NEAREST
*	*	₩	LINEAR_MIPMAP_LINEAR

# Perspective correction

When texture is simply mapped to the graphics for which perspective transformation has been performed, it is mapped distorted. Perspective correction processing eliminates this distortion.

Perspective correction must be set at two timings: when resgitering texture and when using texture. When resgitering texture, use RegTexture to specify whether or not to perform perspective correction for each texture. And, to specify texture for which perspective correction is enabled using BindTexture, enable RPC using the IVAOGL register (OpenGL mode) or **G\_VertexSetting** (Coral mode).

Table 6.68 Display List to Set Perspective Correction

Input content	Display list	Command	Field
Enable/disable of perspective correction processing (at registration time)	RegTexture	State	PC
Enable/disable of perspective correction for Coral mode	G_VertexSetting	. \	RPC

Table 6.69 Register to Set Perspective Correction

Setting	Register	Field
Enable/disable of perspective correction for OpenGL mode	IVAOGL	RPC

# Use of texture mapping

KOTTOS maps two textures, texture 0 and texture 1 to graphics. At this time, the user can select an arbitrary texture from the texture information table, as texture 0 and texture 1 respectively.

KOTTOS has two blend units; texture unit 1 and 2, to blend the mapped two textures. Either texture unit can select texture 0 or texture 1 as source.




Fig. 6.12 Relationship among Texture Information Table, Textures and Texture Units

Table 6.70 Display List used to Assign Textures

Input content	Display list	Command	Field
Assignment of table entry to texture 0 and 1	BindTexture	-	

Table 6.71 Register to Set Texture Assignment

Setting	Register	Field
Addition of texture coordinate to vertex (OpenGL mode)	IVAOGL	ST0,Q0,ST1,Q1
Addition of texture coordinate to vertex (Coral mode)	GMDR0	ST
Enable/disable of texture unit 0 for point and straight lin	MDR1	TU0
Enable/disable of texture unit 1 for point and straight li		TU1
Enable/disable of texture unit 0 when drawing triangle and polygon	MDR2	TU0
Enable/disable of texture unit 1 when drawing triangle and polygon		TU1

# Texture blending

Texture unit performs blend operation processing for three terms: Arg0, Arg1 and Arg2.

Set the blend function for each of RGB components and for "A" component.

Table 6.72 Operation of Texture Blending and Whether to Enable/Disable Texture Blending

COMBINE FUNCTION	Expression	For RGB factor	For A factor
REPLACE	Arg0	(3)	<b>8</b>
MODULATE	Arg0 *Arg1	<b>⊗</b>	(B)
ADD	Arg0 +Arg1	€	(B)
ADD_SIGNED	Arg0 +Arg1 -0.5	89	(3)
INTERPOLATE	Arg0 *Arg2 + Arg1 *(1-Arg2 )	₩	絕
SUBTRACT	Arg0 -Arg1	₩	₩
DOT3_RGB	4 * ((Arg0r-0.5)*(Arg1r-0.5)+	*	×
DOT3_RGBA	(Arg0g-0.5)*(Arg1g-0.5)+ (Arg0b-0.5)*(Arg1b-0.5))	<b>&amp;</b>	×

Set what is used as Arg0 to Arg2 as follows.

As with blend function, it can be set separately for RGB component and for "A" component.

Table 6.73 Source Selection for Texture Blending

SOURCEi (i=0 to 2 e.g. Arg0 to 2)	Source type	Texture Unit	
SOURCEi_RGB /	CONSTANT	0/1	TEXTURE_ENV_COLOR
SOURCEi_ALPHA	PRIMARY_COLOR	0/1	Fragment color before texturing
	PREVIOUS	0	PRIMARY_COLOR
		1	TEXTURE0
	TEXTURE	0	TEXTURE0
		1	TEXTURE1
	TEXTURE0	0/1	TEXTURE0
	TEXTURE1	0/1	TEXTURE1

In addition, operation processing can be set before assigning the source (Arg) to each component. Operation processing can also be set separately for RGB component and for "A" component.

Table 6.74 Operation for Source during Texture Blending

OPERANDi (i=0 to 2 e.g. Arg0 to 2)	Operand	Expression
OPERANDi_RGB	SRC_COLOR	(R, G, B)
	ONE_MINUS_SRC_COLOR	(1-R, 1-G, 1-B)
	SRC_ALPHA	(A, A, A)
	ONE_MINUS_SRC_ALPHA	(1-A, 1-A, 1-A)
OPERANDi_A	SRC_ALPHA	(A)
	ONE_MINUS_SRC_ALPHA	(1-A)

Table 6.75 Register to Set Texture Unit Operation Pprocessing

Setting	Register	Field
Source selection for texture unit 0	BLDTU00	SRC0RGB, SRC0A, SRC1RGB, SRC1A, SRC2RGB, SRC2A
Blend operation specification for texture unit 0		FUNCRGB, FUNCA
Source operation specification for texture unit 0	BLDTU01	OPORGB, OPOA, OP1RGB, OP1A, OP2RGB, OP2A
Source selection for texture unit 1	BLDTU10	SRC0RGB, SRC0A, SRC1RGB, RC1A, SRC2RGB, SRC2A
Blend operation specification for texture unit 1		FUNCRGB, FUNCA
Source operation specification for texture unit 1	BLDTU11	OPORGB, OPOA, OP1RGB, OP1A, OP2RGB, OP2A

#### 6.7.10 Fog

Fog is a function to haze over the object as it goes away further. To use the fogging, blends fragment color and fog color using fog factor (f).

$$C = fC_r + (1-f)C_f$$
: fragment color, : for color, : fog factor

As the fog factor becomes nearer "0", the fog color element becomes stronger and thus the haze effect for remote area becomes stronger.

Fog factor (f) is calculated from the fog factor table. An example of fog factor table is shown in Fig. 6.13.




Fig. 6.13 Example of Fog Factor Table

### Setting of fog coordinate

Input for when referencing the fog factor table is fog coordinate. Fog factor is usually calculated from the depth (Z coordinate). Fog coordinate can be calculated automatically by setting the fog coordinate transformation matrix by **G\_LoadMatrixMV** and enabling fog coordinate operation by **G\_MatrixSetting**. At this time, the FO field of the IVAOGL register must be set to "Enable". When fog coordinate operation is enabled, fog coordinate needs not be given as vertex element, and so set the FOG field of the IVAOGL register to "Disable".

The matrix set by **G\_LoadMatrixMV** is the third line (for MVP matrix, the line used to calculate Z coordinate) of MV transformation matrix. When the same value as the third line of MVP transformation matrix is set, fog coordinate becomes the same value as "Z" value. Changing this matrix allows calculation of the fog coordinate appropriate to the fog processing.

$$F = m02 \times X + m12 \times Y + m22 \times Z + m32 \times W$$

When the user specifies fog coordinate for each vertex instead of hardware fog coordinate, set fog coordinate calculation to "Disable" by **G\_MatrixSetting** and set the FOG field to "Enable" by IVAOGL and then directly specify fog coordinate for vertex. In this case, the FO field must also be set to "Enable".

In both the case where automatic calculation is performed and the case where fog coordinate is specified directly, set FogCoord to the FOGCRD field of the MDR7 register.

Input content	Display list	Command	Field
Transformation matrix for setting of fog coordinate calculation	G_LoadMatrixMV	-	-
Enable/disable of fog coordinate calculation	G_MatrixSetting	-	FOGZ

Table 6.76 Display List to Set Fog Coordinate Calculation

FOGCRD

Setting	Register	Field
Enable/disable of fog coordinate of vertex element	IVAOGL	F
Enable/disable of fog coordinate in operation processing		FO

MDR7

Table 6.77 Register to Set Fog Coordinate

When accurate fog processing is not needed, the user can select the "Z" value for depth comparison (Z test) as the horizontal axis input parameter for the fog factor table. In this case, set "Z" to the FOGCRD field of the MDR7 register.

### Setting of the fog factor table

Selection of horizontal axis input for fog table

Set input parameter and fog factor function to the fog factor table. The vertical axis is fog factor; the horizontal axis is input parameter (fog coordinate or "Z" value).

Divide this fog factor table along the horizontal axis evenly into 32 sections and set initial value and inclination value in each section. This means approximating the fog factor function that is originally a curve by a line graph divided into 32 sections. To set the table, use the SetFog display list.




Fig. 6.14 Fog Factor Calculation When Fog Coordinate Used (when entry 1 selected)

Table 6.78 Selection of Input Parameter for Fog Factor Table

MDR7:FOGCRD	
FogCoord	Sets the fog coordinate as an input parameter. The upper 5 bits of fog coordinate are used to select the table section. The lower bits of fog coordinate are used to obtain a fog factor from the initial value and incremental value.
Z	Sets the "Z" value as an input parameter. The upper 5 bits fo "Z" values are used to select the table section. The lower bits of "Z" value are used to obtain a fog factor from the initial value and incremental value.

For your reference, a schematic diagram of the fog factor table in OpenGL mode is shown in Fig. 6.15.




Fig. 6.15 Schematic Diagram of Fog Factor Table in OpenGL Mode

Table 6.79 Display List to Set Fog Factor Table

Input content	Display list	Command	Field
Setting of fog factor table	SetFog	Table	-

# Use of fog function

After calculating the fog coordinate and setting the fog table, enable the fog function.


Table 6.80 Register to Set Fog Function

Setting		Field
Enable/disable of fog whendrawing point and straight line	MDR1	FOG
Enable/disable of fog when drawing triangle and polygon		FOG
Fog color	FOGCOL	-

### 6.7.11 Stencil Test

Stencil test controls whether or not to draw pixels by comparing the reference stencil value and the stencil buffer value. The user can also specify various operation processing for the stencil buffer depending on the comparison result. The stencil buffer consists of 8 bits per pixel.

Stencil value: 8 bits/pixel unsigned integer



For the stencil buffer, how to update can be specified in three cases respectively: a case where the stencil buffer does not pass the stencil test, a case where the stencil buffer does not pass the depth test (Z test), and a case where the stencil buffer passes the depth test.

Table 6.81 Comparison Function for Stencil Test

Comparison function for stencil test	Code	Condition	
NEVER	000	Always does not draw	
ALWAYS	001	Always draws	
LESS	010	Draws when "reference stencil value < stencil buffer value"	
LEQUAL	011	Draws when "reference stencil value <= stencil buffer value"	
EQUAL	100	Draws when "reference stencil value = stencil buffer value"	
GEQUAL	101	Draws when "reference stencil value >= stencil buffer value"	
GREATER	110	Draws when "reference stencil value > stencil buffer value"	
NOTEQUAL	111	Draws when "reference stencil value != stencil buffer value"	

Table 6.82 Update Condition for Stencil Test

Stencil update condition	Meaning
SFAIL	Case where "does not draw" is determined by stencil test
DPFAIL	Case where "does not draw" is determined by depth test
DPPASS	Case where "draws" is determined by depth test

Table 6.83 Update Function for Stencil Test

	Stencil calculation function	Code	Condition
SFAIL/	KEEP	000	Does not update the stencil buffer.
DPFAIL/	ZERO	001	Writes "0" to the stencil buffer.
DPPASS	REPLACE	010	Writes a reference stencil value to the stencil buffer.
	INCR	011	Increments the stencil buffer value by "1" (with clamping).
	DECR	100	Decrements the stencil buffer value by "1" (with clamping).
	INVERT	101	Performs bit inversion for the stencil buffer value.
	INCR_WRAP	110	Increments the stencil buffer value by "1" (without clamping).
	DECR_WRAP	111	Decrements the stencil buffer value by "1" (without clamping).

# Notes:

- 1. "With clamping" refers to the processing to ignore "-1" for minimum value  $00_{H}$  and to ignore "+1" for maximum value  $FF_{H}$ .
- 2. "Witout clamping" refers to the processing to treat "-1" for minimum value  $00_H$  as FFH and to treat "+1" for maximum value FF<sub>H</sub> as  $00_H$ .

Table 6.84 Register to Set Stencil Test

Setting	Register	Field
Address of stencil buffer	STCBR	-
Reference value when performing stencil test	STCR	STCREF
Stencil buffer write mask		STCMASK
Enable/disable of stencil test	MDR6	STCE
Stencil test function		STFUNC
Specification of stencil buffer update processing when stencil test FAILs		SFAIL
Specification of stencil buffer update processing when depth test FAILs		DPFAIL
Specification of stencil buffer update processing when depth test PASSes		DPPASS

#### 6.7.12 BitBlt (Bit Block Transfer)

This is a function to transfer a rectangle in units of pixels. When using the BitBlt function, horizontal width (XRES) of the frame buffer must be aligned in units of 8 bytes.

BitBlt processing includes the following types.

Table 6.85 BitBlt Processing Type

Processing type	Function
FILL	Fills in a rectangular area with the specified color.
DRAW	Draws data supplied by display list, to a rectangular area.
СОРҮ	Copies a rectangular area in the same frame buffer.
COPYALT	Copies a rectangular area between two different frame buffers. It is possible to copy between frame buffers whose shape and size are different.
COPYCOMP	Draws compressed data to the frame buffer while expanding the data.

When there is an overlap area between the source and destination, the starting point for transfer must be set correctly.

When drawing BitBlt, specify the following attributes.

Table 6.86 BitBlt Drawing Attribute

Drawing attribute	Function
Logical operation mode	Performs binary logical operation between source data and destination data to write the result.
Transparent mode	Does not draw pixels of a color specified as transparent color. This mode cannot be used during Fill processing.
Forming mode	Draws only the pixels in which drawing target area matches the specified forming color.
Alpha blending mode	Draws while performing alpha blending at the blend ratio set by ALF. Only in 32-bit color mode, pixel alpha mode where the source pixel "A" component is used as the blend ratio, can be used.
Alpha map mode	Draws using alpha blending according to the alpha map. This mode can apply only to Fill or Copy, CopyCompressed. The commands for them are DrawRectAlphaMapP, BltCopyAltAlphaMapP, and BltCopyCompAlphaMapP, respectively.

Transparent mode and logical operation mode cannot be specified simultaneously. In addition, logical operation mode is disabled in alpha blend mode and alpha map mode.

When alpha map mode or alpha blend mode and transparent mode are specified simultaneouly, transparency determination is performed first, not drawing pixels in transparent color.

In 8-bit index color mode, blend processing is performed assuming 8 bits as one color component.

No update processing is performed for pixels including "A" component, whose blend ratio is "0" in alpha blend and alpha map mode. When the blend ratio is other than "0", "A" component of each pixel is as follows.

Table 6.87 Content of Drawing "A" Component When BitBlt Alpha Blending

Color mode	Content of upper bits		
16-bit color	"A" component (1 bit) of pixel of the copy source image		
32-bit color	"A" component (8 bits) of pixel of the copy source image		

Table 6.88 Processing Type and Whether to Specify Drawing Attribute

Processing type	Logical operation	Transparent	Alpha blend	Alpha map	Forming
FILL	€	×	€	€	₩
DRAW	€	€	€	×	<b>*</b>
COPY	8	€	€	×	₩
COPYALT	89	€	€	*	₩
COPYCOMP	€	€	€	€	€

Table 6.89 Display List to Use BitBlt

Input content	Display list	Command	Processing type
Filling of rectangular area	DrawRectP	BltFill	FILL
Clear of polygon flag buffer	A 4 7	ClearPolyFlag	
Filling of rectangular area (alpha map provided)	DrawRectAlphaMapP	BltFill	
Drawing of rectangular pattern	DrawBitmapP	BltDraw	DRAW
Drawing of bit pattern		DrawBitmap	
Drawing of rectangular pattern (huge data supported)	DrawBitmapLargeP	BltDraw	
Copy of rectangular area (in the same frame buffer)	BltCopyP	TopLeft	COPY
		TopRight	
		BottomLeft	
		BottomRight	
Copy of rectangular area (between two different frame buffers)	BltCopyAlternateP	TopLeft	COPYALT
Copy of rectangular area (alpha map provided)	BltCopyAltAlphaMapP	Normal	
		ABR	
Expansion and copy of compressed data	BltCopyCompressedP	TopLeft	COPYCOMP
Expansion and copy of compressed data (alpha map provided)	BltCopyCompAlphaMapP	TopLeft	

Table 6.90 Register to Set Drawing Effect of BitBlt

Setting	Register	Field
Enable/disable of logical operation mode	MDR4	BM
Setting of logical operation function		LOG
Enable/disable of transparent mode	MDR4	TE
Setting of transparent color	Tcolor	-
Enable/disable of forming mode	MDR4	FE
Setting of forming color	FormColor	
Enable/disable of alpha blending mode	MDR4	BM
Setting of blend ratio of alpha blending	ALF	-
Selection of pixel alpha mode	MDR4	AS

#### Alpha map

Alpha map is the alpha blend ratio data of the same XY size as transfer data. It consists of 8-bit alpha blend ratio corresponding to each pixel of transfer data. Position of alpha map is specified by display list AMADDR or the ABR register.

### Bit pattern drawing

Bit pattern is drawn using the binary bit map; pixel of bitmap "1" is used as foreground color and pixel of bitmap "0" is used as background color. Setting the BC register allows to make background color transparent.

When both alpha blend and background transparency are specified, transparency determination is performed first, not drawing pixels in background color. Other alpha blend specifications are the same as that of BltDraw.

Setting	Register	Field
Horizontal direction scaling of bit pattern	MDR0	BSH
Vertical direction scaling of bit pattern		BSV
Specification of color corresponding to bit pattern "1"	FC	-
Specification of color corresponding to bit pattern "0"	BC	-
	MDR4	BW
Whether or not to make the pixel corresponding to bit pattern "0" transparent	BC	Bit15 or Bit31

Table 6.91 Display List to Set Bit Pattern Drawing

#### BitBlt with MVP transformation

**G\_BitBlt** is provided as the display list to perform BitBlt for the coordinate for which MVP transformation has been performed. A rectangle is drawn with the post-MVP transformation coordinate set as the center.

**G\_BitBlt** behaves like a header with model coordinate. When **G\_BitBlt** is added to the beginning of BitBlt for which the user wants to perform MVP transformation, BitBlt is performed.

Unlike in the case of graphics, DC\_OFFSET does not apply to coordinate transformation performed using G BitBlt.

|--|

Input content	Display list	Command	Field
BitBlt with MVP transformation	G_BitBlt	-	-

# 6.7.13 Drawing Effect of Straight Line

#### Thick line

Thickness can be specified when drawing straight line. Specify the width by using the pixel count on the device coordinate irrespective of MVP transformation.

Table 6.93 Register to Set Width of Thick line

Setting	Register	Field
Width (pixel count) of straight line	MDR1	LW

### Control of endpoint drawing

When contolling minutely the connection between straight lines, the user can forcibly draw to the coordinate specified as the endpoint. Usually, the endpoint coordinate is not drawn to avoid double input at the junction between straight lines.

Table 6.94 Register to Set Endpoint Drawing Control


Setting	Register	Field
Whether to draw endpoint	GMDR1	ENDP

# Broken line pattern

Broken line can be drawn by specifying bit broken line pattern. It is also possible to select transparent drawing for pixels that are "0" in the broken line pattern.

How to draw broken line pattern can be selected from between the following two formats depending on the LINEEXT setting:

Broken line pattern vertical to the main axis (compatible with MB86290A (CREMSON))



Broken line pattern vertical to the theoretical line




Table 6.95 Register to Set Broken Lline Drawing

Setting	Register	Field
Enable/disable of broken line drawing	MDR1	BL
Broken line pattern repeat cycle		BP
Broken line pattern reference direction		BPD
Broken line pattern	BLP	-
Whether or not to initialize broken line pattern reference pointer	GMDR1	BLPC
Reference/setting of broken line pattern reference pointer	BLPO	-
Color corresponding to broken line pattern "1"	FC	
Color corresponding to broken line pattern "0"	BC	-
	MDR1	BW
Transparency setting of pixel corresponding to broken line pattern "0"	BC	Bit31 or Bit15
Selection of broken line type	LINEEXT	BPM

### Antialiasing

Antialiasing can smooth straight line's jaggy.

When smoothing a face boundary of triangle, etc., overwrite the face boundary with antialiased line. The boundary part is blended with the background color at the time of drawing, and it must be drawn from a farther primitive, if possible.

Do not specify this function and logical operation drawing simultaneously. When they are specified simultaneously, the drawing result is not guaranteed.

The "A" component of pixel written when antialias is used is treated in the same way as alpha blend. When only antialias is specified, the blend ratio for antialiasing is used as "A" component instead of alpha blend ratio. When both alpha blend and antialias are specified, a blend ratio obtained by multiplexing the blend ratio for antialiasing and the alpha blend ratio, is used. When the blend function functionality is used with both of these blend ratios specified, the blend function is executed for the said resulting blend ratio.

Table 6.96 Register to Set Antialiased Straight Line

Setting	Register	Field
Enable/disable of antialias for straight line	GMDR1	AA

# 6.7.14 Indirect Display List

Indirect display list is a function to store a display list in graphics memory in advance and to make KOTTOS automatically read the display list. After this function is executed, the indirect display list returns to normal direct display list.

Inputting G IndirectDL as indirect display list is prohibited. If it is input, command error occurs.

Input content	Display list	Command	Field
Execution of display list stored in graphics memory	G_IndirectDL	-	<u> </u>

### 6.7.15 Index Mode

Index mode is a function to store each element of vertex in graphics memory in advance and to reference them by index number. As with normal **G\_Vertex**, when **G\_VertexIndex** is input between **G\_Begin** and **G\_End**, drawing starts.

The user can select between two modes: one is DrawElement where the user specifies vertex number for each vertex, and the other is DrawArray where vertex number is automatically incremented from "0".

Table 6.97 Display List to Use Index Mode

Input content	Display list	Command	Field
Setting of base address of coordinate	SetIndexBaseAddress	COORD	-
Setting of base address of front face color		COLF	
Setting of base address of rear face color		COLB	
Setting of base address of normal vector		NORM	
Setting of base address of texture 0		TEX0	
Setting of base address of texture 1		TEX1	
Setting of base address of fog coordinate		F	
Setting of stride of coordinate	SetIndexStride	COORD	-
Setting of stride of front face color		COLF	
Setting of stride of rear face color		COLB	
Setting of stride of normal vector		NORM	
Setting of stride of texture 0		TEX0	
Setting of stride of texture 1		TEX1	
Setting of stride of fog coordinate		F	
Specification of vertex number	G_VertexIndex	DrawElement	-
Automatic setting of vertex number		DrawArray	

Table 6.98 Register to Specify Vertex Number Format of Index Mode

Setting	Register	Field
Specification of index number format	IDFOGL	DFIDX

# 6.7.16 Detection of end of drawing

**G\_Interrupt** display list is provided to detect the end of the drawing. **G\_Interrupt** generates a normal interrupt (**KTS\_int**), reporting to the user that drawing has ended. The interrupt generation timing can be selected between the following two types:

Generate interrupt when interpreting G\_Interrupt command:

When display list is stored in graphics memory, this interrupt is used to determine that the area used for storing becomes the used one. Drawing may still continue.

Generate interrupt after drawing has ended:

This interrupt is used to detect that drawing has ended. When a display list is input immediately after **G Interrupt**, no interrupt occurs until drawing by this display list also ends.

Input content	Display list	Command	Field
Controlling of interrupt generation when interpreting command	G_Interrupt		GFIFO
Controlling of interrupt generation when drawing ends			DRAWFIN

Table 6.99 Display List to Detect End of Drawing

### 6.7.17 Debug function

KOTTOS has a function to detect undefined display list. When a command error (undefined display list is detected) occurs, an abnormal interrupt (**KTS\_eint** pin) is output. Even when a command error occurs, processing by display list itself continues.

To locate the location where the error occurs, use the CMDERR and **DL\_CNT** registers. The **DL\_CNT** register is counted up each time display list is input, but when a command error occurs, it stops counting up. Display list that causes an error is recorded in the CMDERR register.

Setting	Register	Field
Generation of command error	VRERR	CERR
Command error interrupt mask	VRERRM	MCERR
Content of display list that causes an error	CMDERR	-
Display list counter	DL_CNT	-

Table 6.100 Register used by the debug function

# 6.7.18 2D Drawing Function

KOTTOS draws graphics by specifying device coordinates directly when no geometry processing is needed.

# Drawing primitive

KOTTOS 2D drawing primitive includes:

Point drawing

Line drawing

Triangle drawing

Polygon drawing

Line and triangle drawings include two types interfaces, setup interface and draw interface. The setup interface draws graphics by giving vertex coordinate of graphics, and the draw interface draws by giving a start point coordinate and inclination value.

The setup interface gives coordinates only, which reduces load of host CPU. The draw interface, on the other hand, is a mode for upward compatibility, so the inclination value must be calculated on the host CPU.

### Point drawing

Draws a point consisting of a pixel.

Table 6.101 Used Display List

Type	Command	
DrawPixel	Pixel	
DrawPixelZ	PixelZ	

DrawPixelZ performs Z comparison without setting of ZC of the MDR1 register.

### Line drawing

Draws a line. Specify the following attributes to draw a line.

Table 6.102 Line Drawing Attributes

Attribute	Functions	
Line width	Specifies line width in the range between 1 to 32 pixels.	
Broken line	Specifies broken line pattern among 32/24/16-bit patterns	
Anti-aliasing	Draws smooth and antialiased line when an anti-aliasing command is selected.	
End-point drawing control	Sets draw/not-draw the last one pixel. Setting "not-draw" prevents the connection part of consecutive straight lines from being drawn twice.	
Shading	Specifies Gouraud shading or flat shading.	
Alpha-blending	Sets alpha-blending/not-alpha-blending. Specifies transmission by surfaces or pixels.	
Logical operation	Sets perform logical operation/not perform logical operation and sets how to operate.	
Z comparison	Sets perform hidden surface removal/not perform hidden surface removal and sets how to compare.	
Texture/tiling	Sets perform texture or tiling/ not perform texture or tiling.	
Fog	Sets fog processing according to depth.	

To clear broken line pointer, to perform anti-aliasing, and to control end-point drawing, use a display list command, not mode registers.

#### Drawing parameter of setup interface

The setup interface draws graphics by specifying coordinate of each vertex and parameter. When the thick line is specified, the depth of the line increases toward both directions centering on the ideal line. At this point, parameters with inclination such as texture coordinate and "Z" value change towards its principal axis and the same parameters are used to change towards sub axis.

Display lists that can be specified only X and Y coordinates include Drawline2i/2iP. These display lists are only for compatibility, so Fujitsu recommends SetVertex/DrawVertex be used.

Table 6.103 Used Display List

Type	Command
SetVertex/DrawVertex	Line PackedInt ZeroVector
	Line Fixed ZeroVector
	Line PackedInt OneVector
	Line Fixed OneVector
	Line PackedInt ZeroVectorNoEnd
	Line Fixed ZeroVectorNoEnd
	Line PackedInt OneVectorNoEnd
	Line Fixed OneVectorNoEnd
	Line PackedInt ZeroVectorBlpClear
	Line Fixed ZeroVectorBlpClear
	Line PackedInt OneVectorBlpClear
	Line Fixed OneVectorBlpClear
	Line PackedInt ZeroVectorNoEndBlpClear
	Line Fixed ZeroVectorNoEndBlpClear
	Line PackedInt OneVectorNoEndBlpClear
	Line Fixed OneVectorNoEndBlpClear
	Line PackedInt AntiZeroVector
	Line Fixed AntiZeroVector
	Line PackedInt AntiOneVector
	Line Fixed AntiOneVector
	Line PackedInt AntiZeroVectorNoEnd
	Line Fixed AntiZeroVectorNoEnd
	Line PackedInt AntiOneVectorNoEnd
	Line Fixed AntiOneVectorNoEnd
	Line PackedInt AntiZeroVectorBlpClear
	Line Fixed AntiZeroVectorBlpClear
	Line PackedInt AntiOneVectorBlpClear
	Line Fixed AntiOneVectorBlpClear
	Line PackedInt AntiZeroVectorNoEndBlpClear
	Line Fixed AntiZeroVectorNoEndBlpClear
	Line PackedInt AntiOneVectorNoEndBlpClear
	Line Fixed AntiOneVectorNoEndBlpClear
DrawLine2i/DrawLine2iP	ZeroVector
	OneVector
	ZeroVectorNoEnd
	OneVectorNoEnd
	ZeroVectorBlpClear
	OneVectorBlpClear
	ZeroVectorNoEndBlpClear
	OneVectorNoEndBlpClear
	AntiZeroVector
	AntiOneVector
	AntiZeroVectorNoEnd
	AntiOneVectorNoEnd  AntiOneVectorNoEnd
	AntiZeroVectorBlpClear
	AntiOneVectorBlpClear
	AntiZeroVectorNoEndBlpClear
	AntiOneVectorNoEndBlpClear

# Drawing parameter of draw interface

Draws graphics by specifying the start point and increment value. Unlike the setup interface, when the thick line is specified, the depth of the line increases downwards (for X principal axis) or increases rightwards (for Y principal axis) from the ideal line. The draw interface is a command only for compatibility, so Fujitsu recommends the setup interface be used.

Table 6.104 Used Display List.

Туре	Command
DrawLine	Xvector
	Yvector
	XvectorNoEnd
	YvectorNoEnd
	XvectorBlpClear
	YvectorBlpClear
	XvectorNoEndBlpClear
	YvectorNoEndBlpClear
	AntiXvector
	AntiYvector
	AntiXvectorNoEnd
	AntiYvectorNoEnd
	AntiXvectorBlpClear
	AntiYvectorBlpClear
	AntiXvectorNoEndBlpClear
<b>* *</b>	AntiYvectorNoEndBlpClear

### Triangle drawing

To draw a triangle, specify the following attribute.

Table 6.105 Triangle Drawing Attributes

Attribute	Function							
Shading	Specifies Gouraud shading or flat shading.							
Alpha-blending	Sets alpha-blending/not-alpha-blending. Specifies transmission by surfaces or pixels.							
Logical operation	Sets perform logical operation/not perform logical operation and sets how to operate.							
Z comparison	Sets perform hidden surface removal/not perform hidden surface removal and sets how to compare							
Texture/tiling	Sets perform texture or tiling/ not perform texture or tiling.							
Fog	Sets fog processing according to depth.							

To prevent double inputting of pixels in drawing the vertex-shared triangle, a triangle is drawn in accordance with the rules:

Top and left sides are drawn including the specified coordinate.

Bottom and right sides are drawn inside the specified coordinate.

Coordinate whose width or height is less than a pixel is not drawn.

### Drawing parameter of setup interface

Draws graphics by specifying the coordinates of each vertex, color data, "Z" value, texture coordinate, and fog coordinate. The interface uses SetVertex and DrawVertex. When specifying only the X and Y coordinates, XY setup interface (DrawVertex2i and DrawVertex2iP) can be used. However, the X and Y coordinates can be specified by the setup interface, Fujitsu recommends SetVertex and DrawVertex be used.


Table 6.106 Used Display List

Type	Command
DrawVertex2i/DrawVertex2iP	TriangleFan
SetVertex	Normal
DrawVertex	TriangleFan


### Drawing parameter of draw interface

The draw interface uses the following parameters to draw graphics. The draw interface is only for compatibility, and Fujitsu recommends the setup interface be used.

The draw interface differentiates right triangle and left triangle for longer edge in the direction of Y axis, as follow.



Parameters required for draw interface to draw triangle are as follows:



#### Notes:

Relationship between Xs, XUs, and XLs.

For example, in the figure above, when drawing the right triangle with parameters of the coordinate relations of "Xs (Starting Y coordinate of upper edge) > Xus" or "Xs (Starting Y coordinate of lower edge) > XLs", desired graphics cannot be drawn.

Table 6.107 Parameter Setting Register of Draw Interface

Ys	Starting Y coordinate of longer edge when drawing trainngle
Xs	Starting X coordinate of longer edge corresponding to Ys
Xus	Starting X coordinate of upper edge
XLs	Starting X coordinate of lower edge
Zs	Starting Z coordinate of longer edge corresponding to Ys
Rs	Starting color value R of longer edge corresponding to Ys
Gs	Starting color value G of longer edge corresponding to Ys
Bs	Starting color value B of longer edge corresponding to Ys
S0s	Starting texture 0 coordinate value S of longer edge corresponding to Ys
T0s	Starting texture 0 coordinate value T of longer edge corresponding to Ys
m Q0s	Starting texture 0 coordinate value Q of longer edge corresponding to Ys
S1s	Starting texture 1 coordinate value S of longer edge corresponding to Ys
T1s	Starting texture 1 coordinate value T of longer edge corresponding to Ys
Q1s	Starting texture 1 coordinate value Q of longer edge corresponding to Ys
Fs	Starting fog coordinate value F of longer edge corresponding to Ys
dXdy	X increment value in the direction of longer edge
dXUdy	X increment value in the direction of upper edge
dXLdy	X increment value in the direction of lower edge
dZdy	Z increment value in the direction of longer edge
dRdy	R increment value in the direction of longer edge
dGdy	G increment value in the direction of longer edge
dBdy	B increment value in the direction of longer edge
dS0dy	S increment value of texture 0 in the direction of longer edge
dT0dy	T increment value of texture 0 in the direction of longer edge
dQ0dy	Q increment value of texture 0 in the direction of longer edge
dS1dy	S increment value of texture 1 in the direction of longer edge
dT1dy	T increment value of texture 1 in the direction of longer edge
dQ1dy	Q increment value of texture 1 in the direction of longer edge
dFdy	F increment value in the direction of longer edge
USN	Span count of upper triangle
LSN	Span count of lower triangle
dZdx	Z increment value in the horizontal direction
dRdx	R increment value in the horizontal direction
dGdx	G increment value in the horizontal direction
dBdx	B increment value in the horizontal direction
dS0dx	S increment value of texture 0 in the horizontal direction
dT0dx	T increment value of texture 0 in the horizontal direction
dQ0dx	Q increment value of texture 0 in the horizontal direction
dS1dx	S increment value of texture 1 in the horizontal direction
dT1dx	T increment value of texture 1 in the horizontal direction
dQ1dx	Q increment value of texture 1 in the horizontal direction
dFdx	F increment value in the horizontal direction

Table 6.108 Used Display List

Туре	Command						
DrawTrap	TrapRight						
	TrapLeft						

### Polygon drawing

Hardware can draw polygon including concave shape. Follow the procedures below.

Executing SetVertex2i/2iP:PolygonBegin command

Initialize the hardware to draw polygon and set the first vertex.

Drawing vertex array (DrawVertex2i/2iP:FlagTriangleFan)


Set the vertex coordinate of polygon using the DrawVertex2i/2iP:FlagTriangleFan. This command allows KOTTOS to use Triangle Fan primitive to draw polygon for the polygon flag buffer.

Executing Draw:PolygonEnd command

Draws polygon for the drawing frame by referencing result of drawing into polygon flag buffer. After drawing, the used polygon flag buffer is cleared automatically.

# · How to set Gouraud shading, Z comparison, and texture

Use the MDR2 register to set drawing attribute for drawing polygon, like the case with triangle. Set each attribute of drawing parameters (color, Z value, and starting value and increment value of texture coordinate) to the circumscribed quadrangle of polygon, not each value of the vertex.



Circumscribed quadrangle becomes a little larger than rectangle area than that calculated from the maximum and minimum values of all vertex coordinates of polygon. Use this function only when the error can be allowed.

For the "Z" value, only a single value can be set for all polygons. Be sure to set the "Z" increment value to "0".

Specify color, Z value, and the starting value and increment value of texture coordinate before setting the PolygonEnd command, like the draw interface of triangle. Registers to be used are shown in *Table 6.107*.

For the starting value, the top left coordinate value of the circumscribed quadrangle area of polygon. For the increment value, set the increment value in the X direction of circumscribed quadrangle and the increment value in the Y direction of circumscribed quadrangle for the increment value in the X direction and the increment value in the Y direction (longer edge direction), respectively.

Because the operation for Gouraud shading, Z value, and Texture coordinate in the polygon is performed for the circumscribed quadrangle area, parameters of the starting value (top left on the circumscribed quadrangle area) may be greater than that of vertex of the polygon itself.

Parameters given to the polygon are limited, in the range between the starting point (top left on the circumscribed quadrangle) and the end point (lower right on the circumscribed quadrangle), to a range that is added 1 bit to the specifiable range (for RGB, 0 to 255), resulting in the range (for RGB, -512 to 511). If the value exceeds the range, drawing is not performed correctly. In addition, for the "Z" value, because data format of the "Z" value uses up to bit 31, value exceeding the specifiable range cannot be specified.

Type Command

SetVertex2i/SetVertex2iP PolygonBegin

DrawVertex2i/DrawVertex2iP FlagTriangleFan

Draw PolygonEnd

Table 6.109 Used Display List

# 6.7.19 Processing Sequence

Pixel processing is performed by the pixel processing program. The processing is dependent on the pixel processing program. Typical processing sequences are as follows:

Texture mapping -> fog -> anti-aliasing -> clipping -> alpha test -> stencil test -> color mask -> depth buffer test -> alpha blending or logical operation

# 7 Display Controller


### 7.1 Overview

### 7.1.1 Entire Configuration

Carmine has two display controllers that are backward compatible with Fujitsu existing product Coral-PA. The display controllers generate synchronization signals independently based on individual pixel clocks. The two display controllers can be used as, for example, XGA and VGA. In addition, this chip can be synchronized with separate video capture sources; one can be synchronized with 50Hz, and the other 60Hz. Using this controllers and the dual display function of the Coral-PA simultaneously, up to four screens can be displayed.

Using the writeback function allows to store one of two video outputs in graphics memory.

This chip has two capture controllers corresponding to the two display controllers. The display controller and the capture controller correspond one-to-one. For the capture input, there are two types of switchable format: 656 format and RGB format. RGB-format input pins can be used as 656-format ones.



# 7.1.2 Individual functions of display controller

Display control

Displays eight-layer window. Also, it can perform screen scrolling.

Upward compatibility

Supports upward compatibility with existing products when used in four-layer and split display (for left/right) mode.

Dual display by single display controller

A single display controller can output two different screens. The controller can output any layer to two screens.

Alpha dedicated layer

Provides four 8 bits/pixel layers for alpha processing.

Video timing generator

Generates video timing supporting the screen resolution of " $320 \times 240$ " to " $1280 \times 1024$ ".

Color lookup table

Incorporates four color lookup tables (palette RAM) for frame display in index color mode (8 bits/pixel).


Cursor

Two " $64 \times 64$ " pixel cursors can be used in 8-bit index color mode.

# 7.2 Display Function

#### 7.2.1 Screen structure

The display controller displays windows using eight-layered window display. The layer stacking sequence can be set arbitrarily. Also, the controller has four-layer and split display (for left/right) mode, supporting upward compatibility with existing products.



- (a) Eight layerd window display
- (b) Four layered display for backward compatibility

Fig. 7.1 Structure of display screen

Correspondence of the display layers to existing products is as shown below.

Layer		Coordinates of the s	tarting point	Width and height					
correspondence		(a) Window	(b) Compatibility	(a) Window	(b) Compatibility				
L0	C	(L0WX,L0WY)	(0,0)	(L0WW,L0WH+1)	(HDP+1,VDP+1)				
L1	W	(L1WX,L1WY)	(WX,WY)	(L1WW,L1WH+1)	(WW,WH+1)				
L2	ML	(L2WX,L2WY)	(0,0)	(L2WW,L2WH+1)	(HDB+1,VDP+1)				
L3	MR	(L3WX,L3WY)	(HDB,0)	(L3WW,L3WH+1)	(HDP-HDB,VDP+1)				
L4	BL	(L4WX,L4WY)	(0,0)	(L4WW,L4WH+1)	(HDB+1,VDP+1)				
L5	BR	(L5WX,L5WY)	(HDB,0)	(L5WW,L5WH+1)	(HDP-HDB,VDP+1)				
L6	-	(L6WX,L6WY)	(0,0)	(L6WW,L6WH+1)	(HDP+1,VDP+1)				
L7		(L7WX,L7WY)	(0,0)	(L7WW,L7WH+1)	(HDP+1,VDP+1)				

C, W, ML, MR, BL and BR above are layers of existing products. Selection between window mode and compatibility mode can be performed on a layer by layer basis. When a mixture of display modes is allowed instead of separating them completely, new functions can be used by making minor changes to the programs that run on the existing products. When displaying an image with a high resolution, the number of layers or pixel data that can be displayed concurrently may be limited by the data supply capability of graphics memory.

# 7.2.2 Stacking

#### Overview

Image data for eight layers (L0 to L7) is processed as follows.




Fig. 7.2 Structure of display layer

The basic flow is "palette  $\rightarrow$  layer selector  $\rightarrow$  blender". Palette converts 8-bit color data to RGB format. In the layer selector, the stacking sequence is changed arbitrarily. The blender performs blending using a blend factor defined for each layer, or performs stacking in accordance with the transparent color definition. L0 layer corresponds to the C layer for existing products, and shares the Palette with the cursor. So, L0 layer and the cursor are designed to be stacked before blend operation is performed.

L1 layer corresponds to the W layer for existing products. For upward compatibility with existing products, L1 layer is stacked with the lower layer before blend operation is performed.

L2 to L7 layers are processed in 2 ways: one is "inputting them individually into the blender", and the other is "stacking them with L1 layer and then inputting the result into the blender". When stacking in extended mode, select the former method; when stacking in the same way as existing products, select the latter method. The user can specify which to choose on a layer by layer basis.

#### Stacking mode

There are two modes to stack image layers: Simple priority mode and the blend mode.

In simple priority mode, superimposition is performed in accordance with the transparent color defined on a layer by layer basis, and when a layer's color is a transparent color, the value of the layer lower than this layer is set as the image value for the next stage; when a layer's color is not a transparent color, its own value is set as the image value for the next stage.

 $D_{view} = D_{new}$  (when  $D_{new}$  does not match the transparent color)

=  $D_{lower}$  (when  $D_{new}$  matches the transparent color)

When L1 layer is in YCbCr mode, it is always processed as not being transparent, not determining whether or not it's color is a transparent color.

In blend mode, the following calculation is performed, specifying blend ratio r defined on a layer by layer basis, in 8-bit precision:  $D_{\text{view}} = D_{\text{new}} \otimes r + D_{\text{lower}} \otimes (1 \otimes r)$ 

Blend is enabled by mode setting on a layer by layer basis. And at this time, the A (alpha) field for the pixel must be set to 1. For 8 bits/pixel, the bit specifying that blend be enabled is MSB of the Palett RAM data; for 16 bits/pixel, it is MSB of the layer's own data; for 24 bits/pixel, it is MSB of the word. This bit position is for ARGB format; the bit position for RGBA format is different from that for ARGB format (see data format).

In Carmine, a mode is added where the A field for the pixel is ignored and blend is always enabled. This mode is selected using LnID (Ln Ignore bit of blended Data).

LnID = 0: Blend target data's A field is enabled.

LnID = 1: Blend target data's A field is ignored.

#### Blend factor layer

In ordinary blend mode, the blend factor is fixed to a certain value on a layer by layer basis, but there is also a mode where the value of a blend factor dedicated layer (LA0 to LA3) can be set as the blend factor. For blend factor dedicated layers, only 8 bits/pixel can be specified. In this mode, the blend factor can be specified on a pixel by pixel basis; for example, gradation can be provided. The blend factor is also called the alpha coefficient.

To ensure compatibility with existing products, L5 layer can also be set as the blend factor layer. In this case, L5 layer is set to 8 bits/pixel window display mode and superimposition extended mode.

### Control of blend factor layer

Whether the blend factor dedicated layer is enabled or disabled is controlled using the DCM1 register's LA0E to LA3E bits. Each blend target layer can select from among LA0 to LA3 as the blend factor.

The selection is performed using the LnBLD register's LnAL (Ln Alpha Layer, 2 bits) field.

LnAL = 00: LA0 layer is selected.

LnAL = 01: LA1 layer is selected.

LnAL = 10: LA2 layer is selected.

LnAL = 11: LA3 layer is selected.

When using L5 layer as the alpha layer, as with existing products, use LnAL=00. Otherwise, an undefined value is enabled as the alpha field.

When using an alpha dedicated layer, select it using the LnBLD register's LnAS (Ln alpha source) bit.

LnAS=0: L5 layer is used as the alpha layer.

LnAS=1: An alpha dedicated layer is used.

This bit is common to all layers. That is, when a value is set for this bit for one layer, this value is used for all the other layers.

# 7.2.3 Display parameter

A display area is defined using the parameters shown below. Each parameter is set as a register value.




Fig. 7.3 Display parameter

Note: The above setting of display parameters is slightly different from the actual one. For details, see the video timing.

HTP	Horizontal Total Pixels
HSP	Horizontal Synchronize pulse Position
HSW	Horizontal Synchronize pulse Width
HDP	Horizontal Display Period
HDB	Horizontal Display Boundary
VTR	Vertical Total Raster
VSP	Vertical Synchronize pulse Position
VSW	Vertical Synchronize pulse Width
VDP	Vertical Display Period
LnWX	Layer n Window position X
LnWY	Layer n Window position Y
LnWW	Layer n Window Width
LnWH	Layer n Window Height

When not performing screen split, set HDP = HDB. Then, only the left half of the screen is displayed. The set values must meet the following magnitude relations:

$$0 < HDB \le HDP < HSP < HSP + HSW + 1 < HTP$$

$$0 < \mathrm{VDP} < \mathrm{VSP} < \mathrm{VSP} + \mathrm{VSW} + 1 < \mathrm{VTR}$$

# 7.2.4 Control of display position

Image data to be displayed is placed in a logical 2-dimensional coordinate space (a logical image space) in graphics memory. There are the following 8 logical image spaces as spaces holding display images.

L0 layer, L1 layer, L2 layer, L3 layer

L4 layer, L5 layer, L6 layer, L7 layer

Also, there are the following layers as data spaces not directly displayed. These layers are used as coefficients for performing display blend.

LA0 layer, LA1 layer, LA2 layer, LA3 layer

The relation between logical image space and display position is defined as shown below.




Fig. 7.4 Display position setting parameter

OA	Origin Address	Logical space origin address  Memory address of the pixel, which is the origin (upper left) of the logical frame.
W	Stride	Logical space (memory) width Width of the logical frame in units of 64 bytes
Н	Height	Logical space height Raster count of the logical space
DA	Display Address	Display origin address Address of the origin (upper left) of the display frame
DX DY	Display Position	Display origin coordinates  Coordinates of the origin of the display frame, in the logical frame space

The logical space is subjected to display scan both horizontally and vertically as if it were connected cyclically. When displaying an image beyond the boundary of a logical space by using this function, smooth scroll is made possible by additionally drawing the continued graphics in the part that goes beyond the boundary.




Fig. 7.5 Display wraparound processing

The relational expression between x,y coordinates in the frame and the corresponding linear address (in bytes) is as follows:

$$A(x, y) = x \times bpp/8 + 64wy$$
 (bpp = 8,16,32)

The display coordinates origin must be present in the frame. Specifically, parameters has the following setting constraint:

$$O \leq DX < w \times 64 \times 8/bpp (bpp = 8,16,32)$$

$$0 \le DY < H$$

(DX,DY) and DA must indicate the same point in the frame. That is, the following relation must be established:


$$DA = OA + DX \times bpp/8 + 64w \times DY$$
 (bpp = 8,16,32)

Note: L1 layer and LA0 to LA3 layers has no wraparound function.

L5 layer and LA0 to LA3 layers can be used as alpha coefficients for performing display blend. The alpha value corresponds to a layer at an absolute position in the display screen, and is calculated on a pixel by pixel basis.

When a window matching the display screen is defined, the alpha value read from memory is applied to the pixels in all areas of the display screen.

When a window smaller than the display screen is defined, the alpha value read from memory is applied to the inside the window, and alpha value 0 is applied to the outside the window.




Since L5 layer is also used as display data, it has the wraparound function, but alpha dedicated layers LA0 to LA3 has no wraparound function.

# 7.3 Data Format

Data processed by the display controller is of the following formats:

# 7.3.1 Indirect color (8 bits/pixel)

Palett RAM's index. The index is displayed after being converted by Palett RAM to the image data where each of RGB (R, G and B) is 6 bits. The palette that can be used depends on the layer.



When the pixel value is i, the RGB output value is determined by the i-th entry of the palett.

The precision of each color element of the palett is 6 bits. The basic precision of display output is 8 bits for each of RGB, and each color element of the palette is output to be displayed with 2 bits shifted toward the MSB side.

### 7.3.2 Direct color (16 bits/pixel)

The level of each of RGB is expressed by 5 bits. The basic precision of display output is 8 bits for each of RGB, and the value of each color element is output to be displayed with 3 bits shifted toward the MSB side.

There are the ARGB and RGBA formats.

format	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ARGB	A			R					G					В		
RGBA			R					G					В			A

The A bit determines whether display blend is enabled or disabled.

### 7.3.3 Direct color (24 bits/pixel)

The level of each of RGB is expressed using 8 bits. In fact, 1 pixel is expressed by 32 bits.

There are the ARGB and RGBA formats.

format	31	30	•••	25	24	23	22	•••	17	16	15	14	•••	9	8	7	6	•••	1	0
ARGB	A							$\mathbf{R}$					G					В		
RGBA			R					G					В					A		

For the RGBA format, it is determined whether blend is enabled or disabled (whether A is 0 or not).

### 7.3.4 YCbCr color (16 bits/pixel)

Image data of "YcbCr = 4:2:2" format. This image data is displayed after being converted by the calculation circuit to the image data where each of RGB is 8 bits. 2 pixels, each being RGB 24 bits, are expressed by 32 bits. As a result, the image data can be processed as 16 bits/pixel.

format	31	30	•••	25	24	23	22	•••	17	16	15	14	•••	9	8	7	6	•••	1	0
YCbCr			Y					Cr					Y					Cb		

# 7.3.5 Alpha coefficient (8 bits/pixel)

The coefficient for display blend is held. When the value is t, t/256 is expressed as a binary decimal. During display blend, the following calculation is performed for each color element of each pixel:

$$c' = c0*t/256 + c1(1-t/256)$$

# 7.3.6 Layer dependency

The display color that can be used for each layer is as shown below.

Layer	Compatible mode	Extended mode
L0	Direct (16,24), indirect (P0)	Direct (16,24), indirect (P0)
L1	Direct (16,24), indirect (P1), YCbCr	Direct (16,24), indirect (P1), YCbCr
L2	Direct (16,24), indirect (P1)	Direct (16,24), indirect (P2)
L3	Direct (16,24), indirect (P1)	Direct (16,24), indirect (P3)
L4	Direct (16,24), indirect (P1)	Direct (16,24)
L5	Direct (16,24), indirect (P1)	Direct (16,24), alpha
L6	Direct (16,24), indirect (P1)	Direct (16,24)
L7	Direct (16,24), indirect (P1)	Direct (16,24)
LA0	Alpha	
LA1	Alpha	
LA2	Alpha	
LA3	Alpha	

Pn above means the corresponding palette RAM. 4 palettes are used in the following manner:

Palette 0 (P0): This palette corresponds to the C layer palette for existing products. It is used an L0 palette. It can also be used as a cursor palette.

Palette 1 (P1): This palette corresponds to the MB layer palette for existing products. In compatible mode, it is used as a palette common to L1 to L5. In extended mode, it is used as an L1 dedicated palette.

Palette 2 (P2): This palette is an L2 dedicated palette. It can only be used in extended mode.

Palette 3 (P3): This palette is an L2 dedicated palette. It can only be used in extended mode.

### 7.4 Cursor

### 7.4.1 Cursor display function

Carmine can display 2 cursors. Their sizes are " $64 \times 64$ " pixels, and their cursor patterns are placed in graphics memory. The color used is an indirect color (8 bits/pixel), and the palette used is an L0 layer palette. However, transparency control (handling of transparent code and code "0") is independent of the L0 layer. No blend with the lower layer is performed.

### 7.4.2 Cursor control

During cursor display, priority for the L0 layer (that is, whether to display the cursor above the L0 layer or below it) can be set. The priority can be set independently for the 2 cursors.

When a cursor goes beyond the screen, the part that goes beyond the screen is not displayed. Normally, cursor 0 is displayed in preference to cursor 1. However, when cursor 1 is displayed above the L0 layer and cursor 0 is displayed below the L0 layer, cursor 1 is displayed in preference to cursor 0.

# 7.5 Control of Display Scan

### 7.5.1 Supported display

The typical resolution of a usable display and the frequency of the display's synchronization signal are shown. The pixel clock frequency is determined by setting the frequency division ratio of the display reference clock. The display reference clock is the built-in PLL (533 MHz at 33 MHz input) or is the clock given to the DCLKI input pin. The table below shows a setting example in a case where the built-in PLL is 533 MHz.

Frequency Horizontal Vertical Pixel Horizontal Vertical Resolution division ratio of total pixel total raster frequency frequency frequency reference clock count count  $320\times240$ 1/84(\*1)  $6.35~\mathrm{MHz}$ 403  $15.75~\mathrm{kHz}$ 263  $59.9~\mathrm{Hz}$  $400 \times 240$ 1/63  $15.73~\mathrm{kHz}$  $59.8~\mathrm{Hz}$ 8.47 MHz 538 263  $480 \times 240$ 1/53 $10.1~\mathrm{MHz}$ 638  $15.76 \mathrm{\ kHz}$ 263  $60.0~\mathrm{Hz}$  $640 \times 480$ 1/21 $25.4~\mathrm{MHz}$ 800  $31.4~\mathrm{kHz}$ 525  $60.5~\mathrm{Hz}$  $854 \times 480$ 1/16 33.3 MHz1062  $31.7 \mathrm{\ kHz}$ 525 $59.8~\mathrm{Hz}$  $800 \times 600$ 1/13  $41.0~\mathrm{MHz}$ 1060 38.7 kHz628 $61.6~\mathrm{Hz}$  $1024\times768$ 1/8 66.7 MHz 1380 48.3 kHz806  $59.9~\mathrm{Hz}$ 

Table 7.1 Resolution and display frequency

(\*1): LCS = 1

 $1280\times1024$ 

1/5

Pixel frequency =  $33.3 \text{ MHz} \times 16 \times \text{Frequency}$  division ratio of reference clock (when the built-in PLL is selected)

1664

 $106.7 \, \mathrm{MHz}$ 

= Frequency of the DCLKI input pin x Frequency division ratio of reference clock (when DCLKI is selected)

 $64.1 \mathrm{\ kHz}$ 

1066

 $60.1~\mathrm{Hz}$ 

Horizontal frequency = Pixel frequency/Horizontal total pixel count

Vertical frequency = Horizontal frequency/Vertical total raster count

# 7.5.2 Interlace display

Carmine can perform interlace display in addition to non-interlace display.

When the DCM0 register's synchronous mode setting is interlace video (11), the odd rasters and even rasters of images in graphics memory are output alternately on a field by field basis, and 1 screen displayed consists of 1 frame (odd field + even field).

When the DCM0 register's synchronous mode setting is interlace (01), images in graphics memory are output in raster order. The same image data is output to an odd field and an even field. So, the raster count in the screen becomes half of that for interlace video. However, unlike non-interlace mode, odd fields and even fields are distinguished from each other owing to the phase relation between horizontal synchronization signal and vertical synchronization signal.





Fig. 7.6 Display difference caused by synchronous mode setting

# 7.6 Read Skip

Data read (= data reading) of an area hidden completely by the upper layer is inhibited, thus being able to lower the reading traffic for memory. Also, when a top-layer enabled image (such as operation menu) is localized in a specific area of the screen, extra data read can be inhibited.

It is possible to split the display area into 9 partitions by 2 horizontal straight lines and 2 vertical straight lines, and to define whether or not to read each of these partitions. Areas not to be read are subjected to transparent processing.



Whether to enable or disable each partition is set for the LnPR (Ln Partition Read, 9 bits) field. The LnPR field's each bit corresponds to each partition. The partition corresponding to the set value 0 is not read.

Note: L1 layer is not relevant.

# 7.7 External Synchronization

Display scan can be performed in synchronization with horizontal/vertical synchronization signals coming from outside.

When external synchronous mode is selected by a register, Carmine samples HSYNC signals, to perform display in synchronization with external video signals. The built-in PLL clock or the DCLKI signal input can be selected as the sampling clock. Also, superimposition can be performed using chroma-key processing. A sample circuit for performing external synchronization is shown below.




Fig. 7.7 A sample use of external synchronization

External synchronous mode is set by the DCM0 (1) register's ESY bit. When the mode is set, Carmine's HSYNC and VSYNC pins go into input mode. After this, supply external synchronization signals via the 3-state buffer. When exiting external synchronous mode, turn off external synchronizing input and then set the ESY bit inside Carmine to OFF.

Turning ON the buffer for external synchronization signals with Carmine's synchronization signal output turned ON must be avoided. Perform control so that no period where they are concurrently ON exists, following the above procedure.

When performing external synchronization by using a display clock based on the built-in PLL, Carmine extends the clock cycle immediately after a horizontal synchronizing pulse is input, to be in phase with the horizontal synchronization signal. At this point, a caution is needed. That is, when a high-speed serial transfer transmitter such as LVDS is previously connected to the digital RGB output, the phase matching makes PLL incorporated in the transmitter unstable temporarily; and so do not perform external synchronization based on the built-in PLL with a high-speed serial transfer transmitter connected to the digital RGB output.

Horizontal synchronization is controlled by the following state transitions:





Fig. 7.8 State transition diagram for horizontal synchronization

State transition is mainly controlled by the horizontal pixel counter's count value. The display period corresponds to the Disp state. When the horizontal pixel counter's count value reaches the HDP register's set value, the display period ends, making a transition from the Disp state to the Fporch (front porch) state. When, in the Fporch state, the horizontal pixel counter's count value reaches the HSP register's set value, the Sync state occurs. In this state, an external horizontal synchronization signal is waited for. Carmine detects and synchronizes the negation edge of the external horizontal synchronizing pulse. When the external horizontal synchronization signal is detected, a transition is made to the Bporch (back porch) state. In the Sync state, the horizontal pixel counter stops. Instead, the horizontal synchronizing pulse counter performs counting starting with 0. When this count value reaches the HSW register's set value, a transition is made to the Bporch state, not detecting the external horizontal synchronization signal. When, in the Bporch state, the horizontal pixel counter's value reaches the HTP register's set value, the counter is reset, and at the same time, a transition is made to the Disp state, starting displaying the next raster.

Vertical synchronization is controlled by the following state transitions:



When the raster counter reaches VTP, the counter is initialized.

Fig. 7.9 State transition diagram for vertical synchronization

For vertical control, the raster counter's count value is the basis for state transition. The display period corresponds to the Disp state. When the raster counter's value reaches the VDP register's set value, the display period ends, making a transition from the Disp state to the Fporch (front porch) state. In the Fporch state, assertion of an external vertical synchronizing pulse is waited for. When the assertion is detected, a transition is made to the Sync state. In this state, negation of the external vertical synchronization signal is waited for. When the negation is detected, a transition is made to the Bporch (back porch) state. In the Bporch state, when the raster counter's value reaches the VTR register's set value, the counter is reset, and at the same time, a transition is made to the Disp state, starting displaying the next field.

# 7.8 Variable Parameters Used for Conversion from YCbCr to RGB for L1 Layer

For L1 layer, data of YCbCr format can be displayed after being converted to RGB, and conversion parameters are variable.

YCbCr data is converted using the following expressions:

$$R = a_{11}*Y + a_{12}*(Cb - 128) + a_{13}*(Cr - 128) + b_1$$

$$G = a_{21}*Y + a_{22}*(Cb - 128) + a_{23}*(Cr - 128) + b_2$$

$$B = a_{31}*Y + a_{32}*(Cb - 128) + a_{33}*(Cr - 128) + b_3$$

a<sub>ij</sub> --- 11 bit signed real (lower 8 bit is fraction, two's complement)

b<sub>i</sub> ---- 9 bit signed integer (two's complement)

These expressions can be represented as follows as matrix calculation:

$$\begin{pmatrix} \mathbf{R} \\ \mathbf{G} \\ \mathbf{B} \end{pmatrix} = \mathbf{A} \begin{pmatrix} \mathbf{Y} \\ \mathbf{Cb} \cdot 128 \\ \mathbf{Cr} \cdot 128 \end{pmatrix} + b \qquad \text{where } \mathbf{A} = \begin{pmatrix} \mathbf{a}_{11} & \mathbf{a}_{12} & \mathbf{a}_{13} \\ \mathbf{a}_{21} & \mathbf{a}_{22} & \mathbf{a}_{23} \\ \mathbf{a}_{31} & \mathbf{a}_{32} & \mathbf{a}_{33} \end{pmatrix}, \ b = \begin{pmatrix} \mathbf{b}_{1} \\ \mathbf{b}_{2} \\ \mathbf{b}_{3} \end{pmatrix}$$

These parameters are set in the following registers:

L1YCR0 (a<sub>12</sub>, a<sub>11</sub>), L1YCR1 (b<sub>1</sub>, a<sub>13</sub>)

L1YCG0 (a<sub>22</sub>, a<sub>21</sub>), L1YCG1 (b<sub>2</sub>, a<sub>23</sub>)

L1YCB0 (a<sub>32</sub>, a<sub>31</sub>), L1YCB1 (b<sub>3</sub>, a<sub>33</sub>)

The same conversion as existing products is performed using the initial value that is set in the registers immediately after reset. The registers' values immediately after reset are as follows:

$$a_{11} = 0x12b (299/256), a_{12} = 0x0, a_{13} = 0x198 (408/256)$$

$$a_{21} = 0x12b (299/256), a_{22} = 0x79c (-100/256), a_{23} = 0x72f (-209/256)$$

$$a_{31} = 0x12b$$
 (299/256),  $a_{32} = 0x204$  (516/256),  $a_{33} = 0x0$ 

$$b_1 = b_2 = b_3 = 0x1f0 (-16)$$

Brightness, contrast, hue, and color saturation degree can be controlled by changing these conversion parameters.

Adding a constant to b means an increase of brightness.

Multiplying A by a scalar constant greater than "1" means an increase of contrast.

2-dimensional rotation of Cb-128 and Cr-128 means a change of hue.

Color saturation degree is the relative color strength compared to brightness.

New conversion coefficients in which these changes are reflected are as shown in the following expression:

$$A = c_1 A_0 \quad \left( \begin{array}{ccc} 1 & 0 & 0 \\ 0 & \cos(t) & \sin(t) \\ 0 & -\sin(t) & \cos(t) \end{array} \right) \left( \begin{array}{ccc} 1 & 0 & 0 \\ 0 & c_2 & 0 \\ 0 & 0 & c_2 \end{array} \right) = A_0 \quad \left( \begin{array}{ccc} c1 & 0 & 0 \\ 0 & \cos(t)c_1c_2 & \sin(t)c_1c_2 \\ 0 & -\sin(t)c_1c_2 & \cos(t)c_1c_2 \end{array} \right)$$

$$b = b_0 + \begin{pmatrix} c_3 \\ c_3 \\ c_3 \end{pmatrix}$$

A<sub>0</sub>, b<sub>0</sub>: Initial value


- c<sub>1</sub>: Contrast parameter. "1" is the standard value. "1.2", for example, means that the contrast is little stronger than the standard contrast.
- c2: Color saturation degree parameter. "1" is the standard value, and "0" indicates monochrome image.
- c3: Brightness parameter. "0" is the standard value.
- t: Hue rotation parameter. "0" degree is the standard value.

Note: When  $a_{ij}$  and  $b_i$  are calculated anew, clip and set them in the effective value range of the relevant register.

# 7.9 Dual Display by a Single Display Controller

#### 7.9.1 Overview


A single display controller has the Coral-PA-compatible dual display function. This function can output 2 multiplexed screens, to display them on 2 display devices. Carmine has 2 display controllers, and so using this function, up to 4 independent screens can be displayed. It can be controlled which layer is output to which screen. It is assumed here that the screen 0 is output to the display device 0 and the screen 1 is output to the display device 1.



### 7.9.2 Layer destination control

It is possible that arbitrary layers or cursors are included in both screens or in one screen. Layers not included in the screens are treated as transparent. When all outputs are OFF, the background color is displayed.

The destination control can be considered as the following virtual crosspoint switches.



The MDen (multi display enable) bit is in the MDC (multi display control) register, enabling the dual display operation.


The SC0en (screen "0" enable) field is in the MDC register, specifying that the layer or cursor be output to which screen 0.

The SC1en (screen "1" enable) field is in the MDC register, specifying that the layer or cursor be output to which screen 1.

bit-0 --- L0 is included
bit-1 --- L1 is included
:
bit-5 --- L5 is included
bit-6 --- Cursor0 is included
bit-7 --- Cursor1 is included

# 7.9.3 Output signal control


There are 2 output modes: one is parallel mode and the other is multiplexing mode; however, Carmine uses only multiplexing mode. 2 screens are multiplexed and output to the RGB output.



There are 2 clock output modes.

In BE (bi-edge) DCLKO mode, 2 output phases can be identified by both edges.

In SE (single-edge) DCLKO mode, 2 output phases are identified by HSYNCn or DEn.




The POM (parallel output mode) bit is in the DCM3 register, specifying output mode. POM = 0 indicates that multiplexing mode is established; POM = 1 indicates that parallel mode is established. When the bit is set to parallel mode, only screen 0 is output. Normally, multiplexing mode is used.

The CKed (clock edge) bit is in the DCM3 register, selecting between the 2 DCLKO modes. Cked = 0 indicates that SE (single-edge) DCLKO mode is established; Cked = 1 indicates that BE (bi-edge) DCLKO mode is established.


# 7.9.4 Sample output circuit

#### (1) SE mode

This example shows that screen data in low-cost CPLD is separated using SE mode's DCLKOn clock and DEn output.




```
module XC9572XL (DCKi, HSi, VSi, Di, DCK0, HS0, VS0, D0, DCK1, HS1, VS1, D1);
     input DCKi, HSi, VSi;
     input[18:0] Di;
     output DCK0,HS0,VS0, DCK1,HS1,VS1;
     output[18:0] D0,D1;
     reg HS0,HS1, VS0,VS1, DCK0,DCK1;
     reg[18:0] D0,D1;
     always @(posedge DCKi) begin
           HS0 <= HSi; HS1 <= HS0;
           VS0 \le VSi; VS1 \le VS0;
           DCK0 <= (HS0&!HSi)? 0: !DCK0; // sync to ref edge : flip
           DCK1 \le DCK0;
           if(DCK0) D0 <= Di;
           if(DCK1) D1 \le Di;
     end
endmodule
```



#### (2) BE mode

When a device can select between positive edge and negative edge as an active edge of the clock, the device can receive data in 2 screens separately through the DCLKO clock of BE mode.



# 7.9.5 Display clock and timing

When performing dual display, twice the frequency for performing normal display must be supplied. VGA display needs 25 MHz display clock, but dual display needs 50 MHz display clock. For both displays, timing setting such as HTP except SC (scaling ratio) parameter is the same. The maximum display clock frequency determines the maximum usable resolution. SVGA  $(800 \times 600)$  resolution can be used for performing dual display, and in this case, the display clock is 80 MHz.

Note: When supplying 80 MHz from the built-in PLL, the PLL's oscillation frequency must be reviewed.

#### 7.9.6 Restrictions

The scan speed and resolution for the 2 display devices must be the same under the synchronization signals common to the display devices. Dual display cannot be performed concurrently with external synchronization.

# 7.10 Writeback

#### 7.10.1 Overview

A display output image where multiple layers are superimposed can be written to graphics memory as 24 bits/pixel image data. When parameter setting described later is performed and then the WBEN bit of the WBC (Writeback control) register is set to 1, the display output image equivalent to 1 screen is captured and written to memory.

Writeback operation is performed concurrently with display operation. When performing writeback operation, attention must be paid to the bandwidth of graphics memory.

#### 7.10.2 Source selection

When performing dual display, it is selected which display is used as the source. The selection is performed using the WBM (Writeback Model) register's VSEL (video select) field.

Vsel	Single display	Coral-PA dual display
00	Display section 0	Display section 0 / Screen 0
10	Unused	Display section 0 / Screen 1
01	Display section 1	Display section 1 / Screen 0
11	Unused	Display section 1 / Screen 1

#### 7.10.3 Image area definition

#### (1) Write starting address

WBOA0: Non-interlace display output is written. During interlace display, odd fields are written.

WBOA1: Even fields for interlace display output are written.


#### (2) Stride

WBW: Specify stride in units of 64 bytes. A value greater than the data amount equivalent to 1 line of the display screen must be set.

#### (3) Clip frame

A clip frame can be specified for the following register, and only the area inside the clip frame is subjected to writeback operation.

# WIHSTR, WIVSTR, WIHEND, WIVEND



#### 7.10.4 Data format

4 data formats are available.

C24	RGBA	Data format
0	0	ARGB 16bit/pixel
0	1	RGBA 16bit/pixel
1	0	ARGB 24bit/pixel
1	1	RGBA 24bit/pixel

Also, it can be selected using the BLEN bit whether each pixel's blend bit is set to 1 or 0.

BLEN = 0: Blend bit = 0 (for ARGB, MSB; for RGBA, LSB) BLEN = 1: Blend bit = 1 (for ARGB, MSB; for RGBA, LSB)

#### 7.10.5 Field selection

Writeback for non-interlace display output simply captures 1 frame. For interlace display output, fields can be selected according to the specified mode.

001: Odd field mode (non-interlace)


010: Even field mode011: Both fields mode

111: Both fields mode (no field discrimination is performed)

Field selection is performed using the WBM register's FM (Field Mode) field.

#### 7.10.6 State transition

The following state transitions occur.



000: Initial state

001: Odd field mode / Writeback in progress

010: Even field mode / Writeback in progress

100: Both fields mode / Writeback in progress for first field

These states can be read using the WBM register's ST (Status) field.


When 1 writeback operation ends, the WBE flag is automatically cleared, causing the stopped state.


#### 7.10.7 Transfer destination selection

The starting address of the transfer destination of an image is as shown below.

WBOA0: Odd field WBOA1: Even field

However, when FM = 111, odd fields and even fields are not distinguished from each other, and first field is written to the area beginning at WBOA0 and second field is written after the first field.






FM = 111

To create an image where even fields are captured after odd fields and they are arranged in graphics memory in non-interlace (progressive) scan order, perform the following setting (FM = 011).

- (1) The starting address of even field is increased for the amount of 1 raster compared to the starting address of odd field.
- (2) The stride is set to twice 1 raster.



When spacing for the amount of 1 raster is kept between the above starting addresses and data is transferred with this spacing kept between the succeeding addresses for even fields and the succeeding addresses for odd fields, even fields and odd fields are synthesized.

# 7.11 Register

# 7.11.1 List of registers

Newly added registers are shown shaded.

There is a possibility that their addresses and bit fields may be changed.

Base = VdisCapBase (= WbackBase + 0x1ff8)

Offset	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0	VCCC (Video/Capture Common Control)
0	COsel Cosel
1	VCSR( Video/Capture Software reset)

Base = WbackBase

Offset	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
000	WBC (Writebac	ck Control)
000	WBE	
	WBM (Writeba	ack Mode)
004	WBW (stride)	RGBA LSC EM RGBA L
008	WBOA0 (Writeb	back Origine Address 0 )
00C	WBOA1 (Writel	back Origine Address1)
010	WIVSTR	WIHSTR
014	WIVEND	WIVEND

# Base = DisplayBase0 or DisplayBase1

Offset	31 30	29 28	27 26	25	24	23 2	22 2	21 2	0 19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
000								D	СМ	0 (I	)isp	lay	Co	ntro	ol N	Iod	e 0)											
000	DEN							L7E	L6E	L23E	LIE	LOE	CKS	LCS				SC			ЕЕС	EDE	EOF	EOD	SF	ESY	SY	NC
		DCM1 (Display Control Mode 1)																										
100	DEN		LA3E LA4E LA6E LA6E LA6E LA6E LA6E LA6E LA6E LA6										CKS	rcs			$\begin{array}{c ccccccccccccccccccccccccccccccccccc$								NC			
								D	CM:	2 (I	isp	lay	Co	ntro	ol N	Iod	e 2)							À				
104																							RUM1			RUF	RUM0	
	DCM3 (Display Control N											ol N	Iod	e 3)					À			1						
108																		POM	CKddr	CKinv	CKDe					CKD	n	
004			HTP	(H	І То	otal	Pix	els)																				
008			HDB	(F	H Di	ispla	ay I	Bou	nda	ry)							Н	DP	(	НΙ	oisp	lay	Pe	rio	1)	-	7	
00C	NSWH		VSW HSW														Н	SP	(	H S	ync	pu	lse	Pos	sitio	n)		
010			VTR (V Total Rasters)																									
014			VDP (V Display Period)														V	SP	(1	V Sy	nc	pul	se l	Pos	itio	n)		
018			WY (Window Y)										W				W	X	(V	Vinc	low	X)						
01C		WH (Window Height)															W	W	7)	Win	dov	v W	idtl	h)				

Offset	31	30	29	28	27	2	6	25	24	23 22 21 20 19 18 17	16	15	14	13	12	11 10 9 8 7 6 5 4 3 2 1 0			
000										LOM	(L(	) N	Iod	le)					
020	LOC									LOS (LO Stride)						L0H (L0 Height)			
024										L	00	4 (	L0	Or	igir	Address)			
028										LO	)DA	(I	0.	Dis	pla	y Address )			
02C					L	OΓ	) Y	(]	[ 0.	Display Y)		į				L0DX (L0 Display X)			
						L0EM (L0 Extend Mode)													
110	LOE	C								LOPB						LOWP			
114					L(	OV	VY		(LC	Window Y)						L0WX (L0 Window X)			
118					L(	OV	VH		(L(	Window Height)	L0WW (L0 Window Width)								
1880												LOSE				L0PR			
1884		Ì			L(	0P	X1	L	(L	) Partition X1)		ĺ				L0PX0 (L0 Partition X0)			
1888					L	0P	Y1	L	(L	Partition Y1)						L0PY0 (L0 Partition Y0)			
										L1M	(L1	M	ode	9)					
030	L1C	L1YC	$_{ m L1CS}$	L1IM						L1S (L1 Stride)		4			V				
034									L	10A0 (L1 Origin Addre	ss 0	)/	CE	3D	40 (	Capure Buffer Display Address 0)			
038										CBDA1 (	Caj	otu	re	Bu	ffer	Display Address 1)			
							•			L1EM (L1	Ex	ter	nd	Mo	de)				
120	L1E	C		L1CP				VMAG L1PB											
124					L	1 V	VY		(L1	Window Y)						L1WX (L1 Window X)			
128					L	1 V	VH		(L:	Window Height)						L1WW (L1 Window Width)			

Offset	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
		L2M (I	(L2 Mode)													
040	CZ L2FLP	L2S (L2 Stride)	L0H (L0 Height)													
044		L2O.	OA0 (L2 Origin Address 0)													
048		L2DA	OA0 (L2 Display Address 0)													
04C		L2O.	OA1 (L2 Origin Address 1)													
050		L2DA	OA1 (L2 Display Address 1)													
054		L2DY (L2 Display Y)	L2DX (L2 Display X)													
100		L2EM (L2 Extend Mode)														
130	L2EC	L2PB	L20M													
134		L2WY (L2 Window Y)	L2WX (L2 Window X)													
138		L2WH (L2 Window Height) L2WW (L2 Window Width)														
18A0		L2PR														
18A4		L2PX1 (L2 Partition X1)	L2PX0 (L2 Partition X0)													
18A8		L2PY1 (L2 Partition Y1) L2PY0 (L2 Partition Y0)														
050	L3M (L3 Mode)															
058	CF L3FLP	L3S (L3 Stride)	L3H (L3 Height)													
05C		L30.	OA0 (L3 Origin Address 0)													
060		L3DA	OA0 (L3 Display Address 0)													
064		L30.	OA1 (L3 Origin Address 1)													
068		L3DA	OA1 (L3 Display Address 1)													
06C		L3DY (L3 Display Y)	L3DX (L3 Display X)													
140		L3EM (L3 F	Extend Mode)													
140	L3EC	L3PB	L3OM													
144		L3WY (L3 Window Y)	L3WX (L3 Window X)													
148	4	L3WH (L3 Window Height)	L3WW (L3 Window Width)													
18B0			L3PR													
18B4		L3PX1 (L3 Partition X1)	L3PX0 (L3 Partition X0)													
18B8		L3PY1 (L3 Partition Y1)	L3PY0 (L3 Partition Y0)													

Offset	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 1	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
070		L4M (L4	Mode)													
070	Tarlb	L4S (L4 Stride)	L4H (L4 Height)													
074		L4OA0	(L4 Origin Address 0)													
078		L4DA0	(L4 Display Address 0)													
07C		L4OA1	(L4 Origin Address 1)													
080		L4DA1	(L4 Display Address 1)													
084		L4DY (L4 Display Y)	L4DX (L4 Display X)													
150		L4EM (L4 Extend Mode)														
150	L4EC	Tropy.														
154		L4WY (L4 Window Y)	L4WX (L4 Window X)													
158		L4WH (L4 Window Height)	L4WW (L4 Window Width)													
18C0			L4PR													
18C4		L4PX1 (L4 Partition X1)	L4PX0 (L4 Partition X0)													
18C8		L4PY1 (L4 Partition Y1)	L4PY0 (L4 Partition Y0)													
088		L5M (L5 Mode)														
	L5FLP	L5S (L5 Stride)	L5H (L5 Height)													
08C		L6OA	0 (L6 Origin Address 0)													
090			(L6 Display Address 0)													
094			1 (L6 Origin Address 1)													
098			(L6 Display Address 1)													
09C		L5DY (L5 Display Y)	L5X (L5 Display X)													
160		L5EM (L5 Ex	xtend Mode)													
100	L5EC		L5OM													
164		L5WY (L5 Window Y)	L5WX (L5 Window X)													
168		L5WH (L5 Window Height)	L5WW (L5 Window Width)													
18D0			L5PR													
18D4		L5PX1 (L5 Partition X1)	L5PX0 (L5 Partition X0)													
18D8		L5PY1 (L5 Partition Y1)	L5PY0 (L5 Partition Y0)													

Offset	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13	12 11 10 9 8 7 6 5 4 3 2 1 0												
1000		L6M (I	L6 Mode)													
1900	CPLP L6FLP	L6S (L6 Stride)		L6H (L6 Height)												
1904		L6OA0	(L6 Origin	n Address 0)												
1908		L6DA0 (	L6 Displa	y Address 0)												
190c		L6OA1	(L6 Origin	n Address 1)												
1910		L6DA1 (	L6 Displa	y Address 1)												
1914		L6DY (L6 Display Y) L6X (L6 Display X)														
		L6EM (L6 Extend Mode)														
1918	L6EC			Tewp I.ewp												
191C		L6WY (L6 Window Y)		L6WX (L6 Window X)												
1920		L6WH (L6 Window Height)		L6WW (L6 Window Width)												
1924			Lese	L6PR												
1928		L6PX1 (L6 Partition X1)		L6PX0 (L6 Partition X0)												
192C		L6PY1 (L6 Partition Y1)		L6PY0 (L6 Partition Y0)												
1040	L7M (L7 Mode)															
1940	C L7FLP	L7S (L7 Stride)		L7H (L7 Height)												
1944		L7OA0	(L7 Origin Address 0)													
1948		L7DA0 (	L7 Displa	y Address 0)												
194C		L7OA1	(L7 Origin	n Address 1)												
1950		L7DA1 (	L7 Displa	y Address 1)												
1954		L7DY (L7 Display Y)		L7X (L7 Display X)												
1050		L7EM (L7	Extend M													
1958	L7EC			L7OM												
195C		L7WY (L7 Window Y)		L7WX (L7 Window X)												
1960		L7WH (L7 Window Hieght)		L7WW (L7 Window Windth)												
1964			L7SE	L7PR												
1968		L7PX1 (L7 Partition X1)		L7PX0 (L7 Partition X0)												
196C		L7PY1 (L7 Partition Y1)		L7PY0 (L7 Partition Y0)												

Offset	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0												
		LA0M (L	A0 Mode)										
1A00		LAOS (LO Stride)											
1A04		LA0D	A (LA0 Display Address )										
1A08		LA0WY (LA0 Window Y)	LA0WX (LA0 Window X)										
1A0C		LA0WH (LA0 Window Height)	LA0WW (LA0 Window Width)										
1 1 1 0		LA1M (L	A1 Mode)										
1A10		LA1S (L0 Stride)											
1A14		LA1DA (	LA1 Display Address )										
1A18		LA1WY (LA1 Window Y) LA1WX (LA1 Window X)											
1A1C		LA1WH (LA1 Window Height)	LA1WW (LA1 Window Width)										
1100		LA2M (L	A2 Mode)										
1A20		LA2S (L0 Stride)											
1A24		LA2DA (	LA2 Display Address )										
1A28		LA2WY (LA2 Window Y)	LA2WX (LA2 Window X)										
1A2C		LA2WH (LA2 Window Height)	LA2WW (LA2 Window Width)										
1400		LA3M (L	A3 Mode)										
1A30		LA3S (L0 Stride)											
1A34		LA3DA (LA3 Display Address )											
1A38		LA3WY (LA0 Window Y)	LA3WX (LA3 Window X)										
1A3C		LA3WH (LA0 Window Height)	LA3WW (LA3 Window Width)										

Offset	31	30	29	28	27 26	25	24	23 2	2 21	20	19	9 18	3 17	16	3 15	14	13	12	11 1	0 9	8	7 6 5 4	3 2 1 0
					CSI	ΙΖΕ				CI	PM						CU	ТС	(Cı	ırsor	Tr	ansparent (	Control)
0A0					CSIZ1	CSI	Zo		CUE1			CU01	CITO	)						CUZT	Cl	JTC	
0A4								CU	OA	) (C	Ur	sor	0 Oı	rigi	in A	ddr	ess	)					
0A8					CUY	0 (C	urs	sor0 l	Posi	tion	Y)	)							CUZ	X0 (C	urs	sor0 Position	n X)
0AC								CU	OA	1 (C	Ur	sor	1 Oı	rigi	in A	ddr	ess	)					
0B0					CUY	CUY1 (Cursor1 Position Y) CUX1 (Cursor1 Position X)																	
150				MDC (Multi Display Control )																			
170	MDEN					SC1xEN SC0xEN SC1EN												so	COEN				
180		DLS (Display Layer Select)																					
100		DL	S7		DL	S6		D	LS	5		D	LS4	:		DI	LS3		D	LS2		DLS1	DLS0
184								DBO	GС	(Di	isp	lay	Ba	ck (	Gro	und	Co	lor					
		L0BLD (L0 Blend)																					
0B4						LOBR LOBE																	
100		L1BLD (L1 Blend)																					
188														LIBE	LIBS	L1BI	LIBP	L1ID	L1AF	LIAS		L	1BR
				-								L	2BL	D (	(L2	Ble	nd)		·				
18C												f		1,9BE	L2BS	L2BI	L2BP	L2ID	L2AF	L2AS		L	2BR
		•	•				•					L	BL	D (	(L3	Ble	nd)						
190			Ì				1		Ŕ					L3BE	L3BS	L3BI	L3BP	L3ID	L3AF	L3AS		L	BBR
104				-		Ê		1				L	4BL		L4		nd)						
194											7	P		LABE	L4BS	L4BI	L4BP	L4ID	L4AF	L4AS		L	4BR
198		-			,,,,,		-			Ţ		L5	BLI		(L5			1			1		
190					H H H H H H H H H H H H H H H H H H H																		
1990					1 1				-	,		L	3BL		(L6			1					
1330														LABE		-	L6BP	Tem	L6AF	L6AS		L	BBR BBR
1994												L	7BL		(L7			I -					
1334														1,7BR	L7BS	L7BI	L7BP	L7ID	L7AF	L7AS		L	7BR

LOTC (LO Transparent Control)   LOTC (LO Transparent Color)	Offset	31	30 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
L2TR (L2 Transparent Control)   L3TR (L3 Transparent Color)				İ							Ī							LOTC (L0 Transparent Control)
L2TC (L2 Transparent Color)   E	0BC																$_{ m L0ZT}$	L0TC (L0 Transparent Color)
L2TC (L2 Transparent Color)   L3TR (L3 Transparent Color)				L2'	ГR	(L	2 T	ran	spa	ren	t C	ont	rol	)	!	<b>!</b>		L3TR (L3 Transparent Control)
LOETC (LO Extend Transparent Color)	0C0	L2ZT			L27	ГС	(L2	Tra	ns	pare	ent	Со	lor	)			L0ZT	L3TR (L3 Transparent Color)
LOETC (L0 Extend Transparent Color)										LO	ТЕ	С (	LO	Ex	ten	d T	ran	sparency Control)
L1TEC (L1 Transparent Extend Control)	1A0	L0ETC (L0 Extend Transparent Color)														0 Extend Transparent Color)		
L1ETC (L1 Extend Transparent Color)		L1TEC (L1 Transparent Extend Control)																
L2TEC (L2 Transparent Extend Control)	1A4	L1ETC (L1 Extend Transparent Color)																
L2ETC (L2 Extend Transparent Color)		L2TEC (L2 Transparent Extend Control)																
L3TEC (L3 Transparent Extend Control)	1A8	L2ETC (L2 Extend Transparent Color)																
L3ETC (L3 Extend Transparent Color)	140	L3TEC (L3 Transparent Extend Control)																
L4ETC (L4 Extend Transparent Control)	IAC	L3ETC (L3 Extend Transparent Color)																
L4ETC (L4 Extend Transparent Color)	4700	L4ETC (L4 Extend Transparent Control)																
L5ETC (L5 Extend Transparent Control)	180	L4ETC (L4 Extend Transparent Color)																
L5ETC (L5 Extend Transparent Color)	1D.4	L5ETC (L5 Extend Transparent Control)																
1998	1B4	L5ETC (L5 Extend Transparent Color)																
L6ETC (L6 Extend Transparent Color)	1000									L	6ET	C	(Le	Е	xteı	nd I	rai	nsparent Control)
L7ETC (L7 Extend Transparent Control)	1998	L6EZF													L6	ETC	C (L	6 Extend Transparent Color)
L1YCR0 (L1 YC to Red Coefficient 0)	1000									$\Gamma$	7ET	C	(L7	E	xteı	nd T	rai	nsparent Control)
L1YCR0 (L1 YC to Red Coefficient 0)   a12   a11	199C	L7EZT													L71	ЕТС	) (L	7 Extend Transparent Color)
1E4	1F0										L13	YС	R0	(L	1 Y	C to	Re	d Coefficient 0)
1E8    b1	TEU				Á					8	a12							a11
1E8  L1YCG0 (L1 YC to Green Coefficient 0)  a22  L1YCG1 (L1 YC to Green Coefficient 1)  b2  L1YCB0 (L1 YC to Blue Coefficient 0)  a32  L1YCB0 (L1 YC to Blue Coefficient 0)  a31  L1YCB0 (L1 YC to Blue Coefficient 0)	1E4										L1	YС	R1	(L	1 Y	C to	Re	
1E8  a22  a21  L1YCG1 (L1 YC to Green Coefficient 1)  b2  a23  L1YCB0 (L1 YC to Blue Coefficient 0)  a32  a31  L1YCB0 (L1 YC to Blue Coefficient 0)					Ţ			À			]	о1						a13
1EC L1YCG1 (L1 YC to Green Coefficient 1)  b2 a23  L1YCB0 (L1 YC to Blue Coefficient 0)  a32 a31  L1YCB0 (L1 YC to Blue Coefficient 0)	1E8											CG	<del>1</del> 0 (	L1	YC	to	Gre	en Coefficient 0)
1EC b2 a23  L1YCB0 (L1 YC to Blue Coefficient 0)  a32 a31  L1YCB0 (L1 YC to Blue Coefficient 0)												~ -		_			~	
L1YCB0 (L1 YC to Blue Coefficient 0)  a32  a31  L1YCB0 (L1 YC to Blue Coefficient 0)	1EC	Á		-						I			il (	L1	YC	to	Gre	
a32 a31 L1YCB0 (L1 YC to Blue Coefficient 0)	¥																	
L1YCB0 (L1 YC to Blue Coefficient 0)	1F0			<u> </u>								. •	טט	(L).	. 1(	<i>.</i>	ונם	
		Ţ	j	_i	1							C]	В0	(L:	1 Y(	C to	Blı	
	1F4										1	о3						a33

Offset	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0										
400	L0PAL0										
400	A G B										
404	L0PAL1										
:	:										
7FC	L0PAL255										
800	L1PAL0										
800	A G B										
804	L1PAL1										
:											
BFC	L1PAL255										
1000	L2PAL0										
1000	A G B										
1004	L2PAL1										
:											
13FC	L2PAL255										
1400	L0PAL0										
1400	A G B										
1404	L0PAL1										
:											
17FC	L0PAL255										

# 7.11.2 Common control register

# VCCC (Video display/Capture Common Control)

#### VCCC

Register address	WbackBase	Address	+ ff8 <sub>H</sub>										
Bit No.	31 30 29	1 30 29 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											
Bit field name	reser	rve	C1sel	C0sel	reser	ve	WBsr	C1sr	C0sr	V1sr	V0sr		
R/W	RWe	RWO RW RWO RW											
Initial value	0		1	0	0		00000						

Performs overall control of display controllers, capture controllers and writeback.

Bit 0 V0sr (Vdisp0 software reset)

Specifies whether or not to perform software reset for display controller 0 by the VCSR register.

- 0 Performs no software reset.
- Performs software reset.

Bit 1 V1sr (Vdisp1 software reset)

Specifies whether or not to perform software reset for display controller 1 by the VCSR register.

- 0 Performs no software reset.
- Performs software reset.
- Bit 2 C0sr (Capture0 software reset)

Specifies whether or not to perform software reset for capture controller 0 by the VCSR register.

- 0 Performs no software reset.
- 1 Performs software reset.
- Bit 3 C1sr (Capture1 software reset)

Specifies whether or not to perform software reset for capture controller 1 by the VCSR register.

- O Performs no software reset.
- 1 Performs software reset.
- Bit 12 C0sel (Vdisp0 software reset)

Selects an input of capture controller 0.

- 0 656 dedicated port
- 1 RGB/656 shared port
- Bit 13 C1sel (Vdisp1 software reset)

Specifies whether or not to perform software reset described later for display controller 1.

- 0 656 dedicated port
- $1 ext{ RGB/656 shared port}$

# VCSR (Video display/Capture Software Reset)

# VCSR

Register address	WbackBaseAddress + ffc <sub>H</sub>
Bit No.	31 30 29 28 27 26 25 24   15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	VCSR
R/W	R0WX
Initial value	0

This register executes software reset (= soft reset). Write data is ignored. Write operation causes a single-shot reset pulse to be generated internally. Registers subjected to software reset are selected by the VCCC register.

# 7.11.3 Writeback register

#### WBC (Writeback Control)

Register address	Wba	${ m ckBaseAddress}$ + $0_{ m H}$
Bit No.	31	30 29 28 27 26 25 24   15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	WBE	reserve
R/W	RW	RO
Initial value	0	0

#### Bit 31 WBE (Writeback Enable)

When 1 is written to this bit, an instruction is issued to start writeback.

When writeback ends, this bit returns to 0 automatically.

# WBM (Writeback Mode)

Register address	WbackBas	seAddress + 04 <sub>H</sub>										
Bit No.	31 30 24	1 30 24 23 22 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0										
Bit field name	reserve	WBW	BLEN	C24	RGBA	resv	ST	FM	rsv	Vsel	resv	
R/W	RO	RW	RW	RW	RW	R0	R	RW	Ro	RW	R0	
Initial value	0	X	X	X	X	0	000	X	0	X	0	

### Bit 3-2 Vsel (Synchronize)

Selects a writeback source.

Display controller 0 (dual display screen 0)
 Display controller 1 (dual display screen 0)
 Display controller 0 (dual display screen 1)

11 Display controller 1 (dual display screen 1)

#### Bit 7-5 FM (Field Mode)

Specifies a field selection mode.

001 Odd field mode (non-interlace)

010 Even field mode011 Both fields mode

100 Both fields mode (no field discrimination is performed)

Bit 10-8 ST (Status)

Indicates an execution state.

000 Initial state

Odd field mode / Writeback in progress
 Even field mode / Writeback in progress

100 Both fields mode / Writeback in progress for first field

Bit 13 RGBA

Specifies a pixel data format.

0 ARGB format 1 RGBA format

Bit 14 C24 (Color 24bit )

Specifies the data size of 1 pixel.

0 16bit/pixel 1 24bit/pixel

Bit 15 BLEN (Field Mode)

Specifies a field selection mode.

0 16bit/pixel 1 24bit/pixel

Bit 23-16 WBW (Writeback Width)

Specifies the memory width (the stride) of the write destination image area in units of 64 bytes.

# WBOA0 (Writeback Origin Address 0)

Register address	WbackBase	$ m eAddress + 08_{H}$	
Bit No.	31 30 29 28	27 26 25 24 15 14 13 12 11 10 9 8 7 6 5 4 3	2 1 0
Bit field name	reserve	WBOA0	
R/W	R0	RW	R0
Initial value	0	Undefined	0

Bit 27-0 WBOA0 (Writeback Origin Address 0)

Specifies the starting address of write destination image area 0.

# WBOA1 (Writeback Origin Address 1)

Register address	WbackBase	eAddress + 0C <sub>H</sub>	
Bit No.	31 30 29 28	27 26 25 24   15 14 13 12 11 10 9 8 7 6 5 4 3	2 1 0
Bit field name	reserve	WBOA1	
R/W	R0	RW	R0
Initial value	0	Undefined	0

Bit 27-0 WBOA0 (Writeback Origin Address 1)

Specifies the starting address of write destination image area 1.

#### WBSTR (Writeback Start)

Register address	WbackBase	Address + 10 <sub>H</sub>										
Bit No.	31 30 29 28	27 26 25 24 20 19 18 17 16	15 14 13 12	11 10 9 8 4 3 2 1 0								
Bit field name	reserve	WIVSTR	reserve	WIHSTR								
R/W	R0	0 RW R0 RW										
Initial value	0	Undefined	0	Undefined								

Specifies the coordinates of the upper left point in the writeback target area in the display screen.

Bit 11-0 WIHSTR (Writeback Image Horizontal Start)

Specifies the X coordinate.

Bit 27-16 WIVSTR (Writeback Image Vertical Start)

Specifies the Y coordinate.

# WBEND (Writeback End)

Register address	WbackBase	eAddress + 14 <sub>H</sub>								
Bit No.	31 30 29 28	20 19 18 17 16 15 14 13 12 11 10 9 8								
Bit field name	reserve	WIVEND	reserve WIHEND							
R/W	R0	RW	R0	RW						
Initial value	0	Undefined	0	Undefined						

Specifies the coordinates of the lower right point in the writeback target area in the display screen.

Bit 11-0 WIHEND (Writeback Image Horizontal END)

Specifies the X coordinate.

Bit 27-16 WIVEND (Writeback Image Vertical END)

Specifies the Y coordinate.

# 7.11.4 Display controller register

# DCM0(Display Control Mode 0)/ DCM1(Display Control Mode1)

#### DCM<sub>0</sub>

Register address	1	Dis	playBaseAddress +	+ О <sub>Н</sub>														
Bit No.	31	30	29 28 27 26 25 24	23 22 21 20	19	18	17	16	15	14 13	12 11 10 9 8	7	6	5	4	3	2	1 0
Bit field name	DEN		Reserve		L45E	L23E	LIE	L0E	CKS	Resv	SC	EEQ	EGV	FF	Resv	$_{ m SF}$	ESY	SYNC
R/W	RW	W0	RX		RW	RW	RW	RW	RW	R0	RW	RW	RW	RW	R0	RW	RW	RW
Initial value	0	0		·	0	0	0	0	0	0	1110	0	0	0	0	0	0	00

#### DCM1

Register address	]	Dis	playBa	ase	Add	res	s +	10	$0_{\mathrm{H}}$										4								
Bit No.	31	30	29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13 12	11 10	9 8	7	6	5	4	3	2	1 0
Bit field name	DEN	Re	eserve	LA3E	LA2E	LA1E	LA0E	$\Gamma$ 7 $E$	T6E	L5E	L4E	L3E	L2E	L1E	$\Gamma 0 E$	CKS	$_{\rm LCS}$		SC		EEQ	EGV	FF	Resv	$_{ m SE}$	$\mathrm{ESY}$	SYNC
<b>□</b> ////	R W	W 0	RX	R W	R W	R W	R W	R W	R W	R W	R W	R W	R W	R W	R W	R W		1			R W	R W	R W	R 0	R W	- 1	RW
Initial value	0	0	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0		11101		0	0	0	0	0	0	00

These registers set a display control mode. The entity of the DCM0 and DCM1 registers is a single register, but they are separated because of the format difference of partial bit fields. The 2 registers never hold a value different from each other. These registers are not initialized by software reset.

Bit 1-0 SYNC (Synchronize)

Sets a synchronous mode.

00 Non-interlace mode

01 Interlace mode

11 Interlace video mode

Bit 2 ESY (External Synchronize)

Sets external synchronous mode.

0 Disables external synchronization.

1 Enables external synchronization.

Bit 3 SF (Synchronize signal Format)

Sets the format of the synchronization signal (VSYNC, HSYNC).

0 Negative logic

1 Positive logic

Bit 5 FF (FIELD signal Format)

Specifies the format of the FIELD signal.

0 Outputs 0 when the field is an odd field.

1 Outputs 0 when the field is an even field.

Bit 6 EGV (Enable GV)

Selects between the CCYNC pin function and the  $\ensuremath{\mathsf{GV}}$  pin function.

0 Outputs the CCYNC signal.

1 Outputs the GV signal.

Bit 7 EEQ (Enable Equalizing pulse)

Sets the mode of the CCYNC signal.

Inserts no equalization pulse into the CCYNC signal.

1 Inserts an equalization pulse into the CCYNC signal.

#### Bit 13-8 SC (Scaling)

Divides the display reference clock by the set ratio, generating dot clocks.

DCM0		DCM1	
x00000	Does not divide the clock.	000000	Does not divide the clock.
x00001	Divides the clock to 1/4.	000001	Divides the clock to 1/2.
x00010	Divides the clock to 1/6.	000010	Divides the clock to 1/3.
x00011	Divides the clock to 1/8.	000011	Divides the clock to 1/4.
:		:	
x11111	Divides the clock to 1/64.		
		111111	Divides the clock to 1/64.

When the field in DCM0 is set to n, the frequency division ratio is 1/(2n + 2).

When the field in DCM1 is set to m, the frequency division ratio is 1/(m + 1).

Both of the registers are basically the setting parameters of the same function, and 2n + 2 = m + 1. Therefore, m = 2n + 1. When the SC field of DCM0 is set to n, 2n + 1 is reflected in DCM1.

When PLL is selected as the reference clock, the SC field does not function when the SC field is set to 1/1 to 1/5. In this case, the DC field is set to a ratio other than these.

#### Bit 14 LCS (Lower frequency Clock Select)

Selects the frequency of the built-in PLL clock.

- 0 Standard frequency (533 MHz)
- 1 Lower frequency (266 MHz)

#### Bit 15 CKS (Clock Source)

Selects the reference clock.

- O Sets the built-in PLL output as the reference clock.
- 1 Sets the DCLKI signal input as the reference clock.

#### Bit 16 L0E (L0-layer Enable)

Enables L0 layer display.

- 0 Performs no L0 layer display.
- 1 Performs L0 layer display.

# Bit 17 L1E (L1-layer Enable)

Enables L1 layer display.

- 0 Performs no L1 layer display.
- 1 Performs L1 layer display.

#### Bit 18 L23E (L2 & L3-layer Enable)----- DCM0

Enables L2 layer display and L3 layer display at the same time. These layers correspond to the M layer for existing products.

- 0 Performs neither L2 layer display nor L3 layer display.
- 1 Performs L2 layer display and L3 layer display.

#### L2E (L2-layer Enable) ----- DCM1

Enables L2 layer display.

- 0 Performs no L2 layer display.
- 1 Performs L2 layer display.

Bit 19 L45E (L4 & L5-layer Enable)----- DCM0

Enables L4 layer display and L5 layer display at the same time. These layers correspond to the B layer for existing products.

- 0 Performs neither L4 layer display nor L5 layer display.
- 1 Performs L4 layer display and L5 layer display.

L3E (L3-layer Enable)----- DCM1

Enables L3 layer display.

- 0 Performs no L3 layer display.
- Performs L3 layer display.
- Bit 20 L4E (L4-layer Enable)

Enables L4 layer display

- 0 Performs no L4 layer display.
- 1 Performs L4 layer display.
- Bit 21 L5E (L5-layer Enable)

Enables L5 layer display.

- 0 Performs no L5 layer display.
- 1 Performs L5 layer display.
- Bit 22 L6E (L6-layer Enable)

Enables L6 layer display.

- 0 Performs no L6 layer display.
- 1 Performs L6 layer display.
- Bit 23 L7E (L5-layer Enable)

Enables L7 layer display.

- 0 Performs no L7 layer display.
- 1 Performs L7 layer display.
- Bit 24 La0E (La0-layer Enable)

Enables the La0 layer.

- 0 Performs no LA0 layer display.
- Performs LA0 layer display.
- Bit 25 La1E (La1-layer Enable)

Enables the La1 layer.

- 0 Performs no LA1 layer display.
- Performs LA1 layer display.
- Bit 26 La2E (La2-layer Enable)

Enables the La2 layer.

- 0 Performs no LA2 layer display.
- 1 Performs LA2 layer display.
- Bit 27 La3E (La3-layer Enable)

Enables the La3 layer.

- 0 Performs no LA3 layer display.
- 1 Performs LA3 layer display.
- Bit 31 DEN (Display Enable)

Enables display.

- O Performs no output of the display signal.
- Performs output of the display signal.

### DCM2 (Display Control Mode 2)

Register address	Disp	layBas	seAddı	ress + 1	$104_{ m H}$									
Bit No.	15	14         13         12         11         10         9         8         7         6         5         4         3         2         1         0												
Bit field name		Reserved							RUF	RUM				
R/W		R0									RW	RW		
Initial value							(	0					0	0

#### Bit 0 RUM (Register Update Mode)

Selects the mode where register values are reflected in synchronization with vertical synchronization.

- Reflects register update in the internal control circuit in real time. When update is performed during display period, display is distorted.
- Notifies register values to the internal control circuit in synchronization with vertical synchronization. Simultaneity is controlled by the RUF flag described later.

#### Bit 1 RUF (Register Update Flag)

When "1" is written to this flag, an instruction is issued to update the value at the next vertical synchronization. When the update ends, this flag returns to "0".

- 0 Indicates the Initial state or that update ends.
- 1 Indicates that vertical synchronization is waited for.

### DCM3 (Display Control Mode 3)

Register address	Ι	Disp	ъΒа	seAdd	lre	ss +	- 10	8н											
Bit No.	31	30	29		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name		reserve reserve DCKed DCKinv reserve DCKD																	
R/W							RV	V0	RW	RW	RV	W0			R	W			
Initial value		0			0	0	0	0	0	0			000	000					

#### Bit 5-0 DCKD (Display Clock Delay)

Defines an additional delay in units of internal PLL clocks.

000000 No additional delay 000010 +2 PLL clock 000100 +3 PLL clock 000110 +4 PLL clock : : 111110 +33 PLL clock

xxxxx1 reserve

#### Bit 8 DCKinv (Display Clock inversion )

- 0: DCLKO output signal is not inverted
- 1: DCLKO output signal is inverted.

# Bit 9 DCKed ( Display clock edge )

Defines an edge or edges used.

- 0: Single edge mode. RGB output is performed at the rising edge.
- 1: Both edges mode. RGB output is performed at the positive and negative edges.

#### HTP (Horizontal Total Pixels)

Register address	Disp	DisplayBaseAddress + 04 <sub>H</sub>												
Bit No.	31	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16												
Bit field name		Reserved HTP												
R/W		R0 RW												
Initial value		(	0			•		•		Unde	fined			

Specifies the horizontal total pixel count. "Set value +1" is the horizontal total pixel count.

# HDP (Horizontal Display Period)

Register address	Disp	layBas	seAddı	ress + (	Э8н										
Bit No.	15	14     13     12     11     10     9     8     7     6     5     4     3     2     1     0												0	
Bit field name		Reserved HDP													
R/W		RO RW													
Initial value		(	0							Unde	efined		#		

Specifies the horizontal display period in units of pixel clocks. "Set value +1" is the pixel count for the display period.

# HDB (Horizontal Display Boundary)

Register address	DisplayBaseAddress +	08 <sub>H</sub>								
Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16								
Bit field name	Reserved	HDB								
R/W	RO	RW								
Initial value	0	Undefined								

Specifies the display period for the left screen in units of pixel clocks. "Set value +1" is the pixel count for the display period for the left screen. When performing no lateral split display, set the same value as HDP.

#### HSP (Horizontal Synchronize pulse Position)

Register address	Disp	DisplayBaseAddress + 0C <sub>H</sub>														
Bit No.	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0														
Bit field name		Reserved HSP														
R/W		R0 RW														
Initial value		(	)							Unde	efined					

Specifies the pulse position of the horizontal synchronization signal in units of pixel clocks. When the clock count from the start of the display period (offset (13 clocks) is included) reaches "set value + 1", the horizontal synchronization signal is asserted.

### HSW (Horizontal Synchronize pulse Width)

Register address	DisplayBas	seAddress + (	ОСн										
Bit No.	23	22	21	20	19	18	17	16					
Bit field name				HS	SW _		<b>*</b>						
R/W		RW											
Initial value				Unde	efined								

Specifies the pulse width of the horizontal synchronization signal in units of pixel clocks. "Set value + 1" is the clock count of the pulse width.

# VSW (Vertical Synchronize pulse Width)

Register address	DisplayBas	seAddress + (	ОСн											
Bit No.	31	30	29	28	27	26	25	24						
Bit field name	VSWH	Reserved		VSW										
R/W	RW	RO			R	W								
Initial value	0	0	Undefined											

Bit 5-0 VSW (Vertical Synchronize pulse Width)

Specifies the pulse width of the vertical synchronization signal in units of rasters. "Set value  $\pm$  1" is the raster count of the pulse width.

Bit 7 VSWH (VSW Half)

Extends the pulse width of the vertical synchronization signal by half of 1 raster.

#### VTR (Vertical Total Rasters)

	Register address	Disp	DisplayBaseAddress + 10 <sub>H</sub>														
	Bit No.	31	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16														
100	Bit field name		Reserved VTR														
	R/W		R0 RW														
	Initial value		(	)							Unde	fined					

Specifies the vertical total raster count. "Set value + 1" is the vertical total raster count. For interlace display, "set value + 1.5" is the vertical total raster count for 1 field, and " $2 \times$  set value + 3" is the vertical total raster count for 1 frame. (See Section 7.5.2 "Interlace display".)

# VSP (Vertical Synchronize pulse Position)

Register address	Disp	DisplayBaseAddress + 14 <sub>H</sub>												
Bit No.	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0												
Bit field name		Reserved VSP												
R/W		R	20							R	W			
Initial value		(	0							Unde	efined			

Specifies the pulse position of the vertical synchronization signal in units of rasters. The vertical synchronizing pulse is asserted at the (set value  $\pm$  1)-th raster relative to the display starting raster.

# VDP (Vertical Display Period)

Register address	DisplayBaseAddress +	$14_{ m H}$									
Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18	17 16								
Bit field name	Reserved										
R/W	R0	RW									
Initial value	0	Undefined	•								

Specifies the vertical display period in units of rasters. Set value + 1 is the display raster count.

#### LOM (LO-layer Mode)

Register address	Dis	playBaseAddre	ss + 20H									
Bit No.	11 31											
Bit field name	L0C	Reserve L0W Reserve L0H										
R/W	RW	R0	RW	R0	RW							
Initial value	0	0	Undefined	0	Undefined							

Bit 11-0 L0H (L0-layer Height)

Specifies the height of the L0 layer logical frame in units of pixels. Set value + 1 is the height.

Bit 23-16 LOW (L0-layer memory Width)

Sets the memory width (the stride) of the L0 layer logical frame in units of 64 bytes.

Bit 31 LOC (LO-layer Color mode)

Sets the L0 layer color mode.

0 Indirect color (8 bits/pixel) mode

1 Direct color (16 bits/pixel) ARGB mode

# L0EM (L0-layer Extended Mode)

Register address	Disp	${ m Display Base Address}$ + $110_{ m H}$							
Bit No.	31 30	29 28 27 26 25 24	23 22 21 20	19 18 17 16 15 14 13 12 11 10 4 3 2 1	0				
Bit field name	LOEC	Reserve	L0PB	Reserve	L0WP				
R/W	RW	R0	RW	R0	RW				
Initial value		0		0	0				

Bit 0 L0 WP (L0-layer Window Position enable)

Selects the L0 layer display position.

O Compatible mode display (compatible with C layer)

1 Window display

Bit 23-20 LOPB (L0-layer Palette Base )

Indicates the value added to the index when drawing the L0 layer palette. A value 16 times the set value is added to the index.

Bit 31-30 L0EC (L0-layer Extended Color mode)

Sets the L0 layer extended color mode.

00 Depends on L0C.

01 Direct color (24 bits/pixel) mode

10 Direct color (16 bits/pixel) RGBA mode

11 Direct color (24 bits/pixel) RGBA mode

#### LOOA (LO-layer Origin Address)

Register address	DisplayBaseAddr	DisplayBaseAddress + 24 <sub>H</sub>							
Bit No.	31 30 29 28 27 26	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0							
Bit field name	Reserve	LOOA							
R/W	R0	RW							
Initial value	0	Undefined	0000						

Sets the logical frame origin address of L0 layer. Lower 4 bits are fixed to 0, and so 16-byte alignment is performed.

#### L0DA (L0-layer Display Address)

Register address	DisplayBaseAddr	$DisplayBaseAddress + 28_{H}$								
Bit No.	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								
Bit field name	Reserve	LODA								
R/W	R0	RW								
Initial value	0	Undefined								

Sets the display origin address of L0 layer. For direct color mode (16 bits/pixel), it is assumed that the lower 1 bit is 0 and alignment is performed in units of 2 bytes.

#### L0DP (L0-layer Display Position)

Register address	DisplayBas	seAddress + 2d	CH _					
Bit No.	$31\ 30\ 29\ 28$	27 26 25 24 2	3 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0
Bit field name	Reserved		LOWY		Reserved		L0DX	
R/W	R0		RW		R0		RW	
Initial value	0		Undefined		0		Undefined	

Sets the display starting position coordinates (DX,DY) of L0 layer relative to the logical frame origin in units of pixels.

Bit 11-0 LODX (LO-layer Display Position X) Specifies the X coordinate.

Bit 27-16 LODY (L0-layer Display Position Y)
Specifies the Y coordinate.

#### LOWP (L0-layer Window Position)

4	Register address	DisplayBas	DisplayBaseAddress + 114 <sub>H</sub>									
	Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0							
	Bit field name	Reserved	LOWY	Reserved	LOWX							
	R/W	R0	RW	R0	RW							
	Initial value	0	Undefined	0	Undefined							

Sets the display position coordinates (WX,WY) of the L0 layer window. The origin is the upper left point of the display screen.

Bit 11-0 LOWX (L0-layer Window Position X)
Specifies the X coordinate.

Bit 27-16 LOWY (L0-layer Window Position Y)
Specifies the Y coordinate.

### LOWS (LO-layer Window Size)

Register address	DisplayBas	DisplayBaseAddress + 114 <sub>H</sub>								
Bit No.	31 30 29 28	0 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								
Bit field name	Reserved	LOWH	Reserved	LowW						
R/W	R0	RW	R0	RW						
Initial value	0	Undefined	0	Undefined						

Sets the size of the L0 layer window.

Bit 11-0 LOWW (L0-layer Window Width X)

Specifies the width in units of pixels. Do not set 0.

Bit 27-16 LOWY (L0-layer Window Height Y)

Specifies the height. Set value + 1 is the height.

# LORM (LO-layer Readskip Mode)

Register address	DisplayBaseAddre	DisplayBaseAddress + 1880 <sub>H</sub>														
Bit No.	31 30 29 28	19 18 17 16	15	14 13	12 1	11 10	9	8	7	6	5	4	3	2	1	0
Bit field name	reserv	LOSE	E reserve				LORP									
R/W	RO			RO			Ę	RW								
Initial value	0	0	0				111111111									

Controls read skip operation.

Bit 0-8 LORP (L0-layer Read Partition)

Specifies whether or not to perform read operation of the partition corresponding to each bit.

O Performs no data read.

Performs data read.

Bit 15 LOSE (L0-layer Skip Enable)

Specifies whether or not to enable the read skip function.

0 Disables read skip.

Enables read skip.

# L0PX (L0-layer Partition X)

	Register address	DisplayBas	DisplayBaseAddress + 1884 <sub>H</sub>								
	Bit No.	31 30 29 28	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								
4	Bit field name	Reserved	L0PX1	Reserved	L0PX0						
	R/W	R0	RW	R0	RW						
	Initial value	0	Undefined	0	Undefined						

Specifies 2 X coordinates, which are the splitting boundary of L0 layer when performing read skip.

Specifies the X coordinate.

Bit 27-16 LOPX1 (L0-layer Partition X1)

Specifies the X coordinate.

#### L0PY (L0-layer Partition Y)

Register address	DisplayBas	DisplayBaseAddress + 1888 <sub>H</sub>								
Bit No.	31 30 29 28	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1								
Bit field name	Reserved	L0PY1	Reserved	L0PY0						
R/W	R0	RW	R0	RW						
Initial value	0	Undefined	0	Undefined						

Specifies 2 Y coordinates, which are the splitting boundary of L0 layer when performing read skip.

Bit 11-0 L0PX0 (L0-layer Partition Y0) Specifies the Y coordinate.

Bit 27-16 LOPX1 (L0-layer Partition Y1) Specifies the Y coordinate.

# L1M (L1-layer Mode)

Register address	Dis	$DisplayBaseAddress + 30_{H}$									
Bit No.	31	30	29	28	27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 5 4 3 2 1 0				
Bit field name	L1C	L1YC	L1CS	L1IM	Reserve	L1W	Reserve				
R/W	RW	RW	RW	RW	R0	RW	RO				
Initial value	0	0	0	0	0	Undefined	0				

Bit 23-16 L1W (L1-layer memory Width)

Sets the memory width (the stride) of the L1 layer logical frame in units of 64 bytes.

Bit 28 L1IM (L1-layer Interlace Mode)

Sets a video capture operation mode when L1CS is in capture mode.

0 Normal mode

For non-interlace display, performs display in WEAVE mode. For interlace display and interlace video display, performs buffer management in units of frames (a frame is a pair of an odd field and an even field).

Bit29 L1CS (L1-layer Capture Syncronize)

Sets whether to use L1 layer as a normal display layer or as a video capture layer.

0 Normal mode

1 Capture mode

Bit 30 L1YC (L1-layer YC mode)

Sets an L1 layer color format.

Must be set to YC mode when performing video capture.

0 RGB mode

1 YC mode

Bit 31 L1C (L1-layer Color mode)

Sets an L1 layer color mode.

0 Indirect color (8 bits/pixel) mode

1 Direct color (16 bits/pixel) ARGB mode

### L1EM (L1-layer Extended Mode)

Register address	Disp	olayBa	seAdd	ress +	120н						
Bit No.	31 30	29	28	27 26	25   24	23 22 21 20	19 18 17	16	15 14 13	12 11 10	4 3 2 1 0
Bit field name	L1EC	Resv		Resv	VMAG	L1PB	Reserve		Reserve		
R/W	RW	RO	RW0	RO	RW	RW	R0	RW0			
Initial value	0	0	0	0	0	0	0	0	0		0

Bit 23-20 L1PB (L1-layer Palette Base)

Indicates the value added to the index when drawing the L1 layer palette. A value 16 times the set value is added to the index.

Bit 25-24 VMAG (Video Magnify)

Specifies that the capture image be enlarged.

00 Does not use the enlarge function.

01 Reserved.

10 Uses the enlarge function.

11 Reserved.

Bit 31-30 L1EC (L1-layer Extended Color mode)

Sets the L1 layer extended color mode.

00 Depends on L1C.

01 Direct color (24 bits/pixel) ARGB mode

10 Direct color (16 bits/pixel) RGBA mode

11 Direct color (24 bits/pixel) RGBA mode

#### L1DA (L1-layer Display Address)

Register address	DisplayBaseAddr	$DisplayBaseAddress + 34_{H}$								
Bit No.	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								
Bit field name	Reserve	L1DA								
R/W	R0 RW									
Initial value	0	0 Undefined								

Sets the display origin address of L1 layer. For direct color mode (16 bits/pixel), it is assumed that the lower 1 bit is 0 and alignment is performed in units of 2 bytes.

Wraparound processing is not performed for L1 layer, and so the X,Y coordinates of the frame origin linear address and the display position are not specified.

This register is assigned at the same address as the CBDA0 register described later. Which register of the two is enabled is determined by the L1M register's L1CS bit.

L1CS=0: Enables the L1DA register.

L1CS=1: Enables the CBDA0 register.

#### CBDA0 (Capture Buffer Display Address 0)

	Register address	Disp	isplayBaseAddress + 34 <sub>H</sub>																											
	Bit No.	31 30	29	28	27 26	25	24 2	23 2	22 2	21 20	0 19	9 18	17	16	L5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit	field name	Res	erv	7e		CBDA0																								
	R/W	F	R0			R																								
In	itial value		0			Undefined																								

This register is a read-only register which can be accessed when the L1M register's L1CS bit is 1. This register indicates the starting address of the displayed capture image. When the L1CS bit is 1 and the L1IM bit is also 1, this register indicates the starting address of an odd field of the capture screen.

# CBDA1 (Capture Buffer Display Address 1)

	Register address	DisplayBas	seAddress + 38 <sub>H</sub>
	Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
I	Bit field name	Reserve	CBDA1
	R/W	R0	R
	Initial value	0	Undefined

This register is a read-only register which is only enabled when the L1CS bit is 1 and the L1IM bit is also 1. This register indicates the starting address of an even field of the capture screen.

#### L1WP (L1-layer Window Position)

Register address	DisplayBas	$DisplayBaseAddress + 124_{H}  (\ DispplayBaseAddress + 18h\ )$										
Bit No.	31 30 29 28	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0										
Bit field name	Reserved L1WY Reserved L1WX											
R/W	RO	RW	R0	RW								
Initial value	0 Undefined 0 Undefined											

Sets the display position coordinates (WX,WY) of the L1 layer window. The origin is the upper left point of the display screen.

Bit 11-0 L1WX (L1-layer Window Position X)
Specifies the X coordinate.

Bit 23-16 L1WY (L1-layer Window Position Y)
Specifies the Y coordinate.

#### L1WS(L1-layer Window Size)

Register address	DisplayBas	DisplayBaseAddress + 128 <sub>H</sub> (DispplayBaseAddress + 1Ch)										
Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0								
Bit field name	Reserved	L1WH	Reserved	L1WW								
R/W	R0	RW	R0	RW								
Initial value	0	Undefined	0	Undefined								

Sets the size of the L1 layer window.

Bit 11-0 L1WW (L1-layer Window Width X)

Specifies the width in units of pixels. Do not set 0.

Bit 23-16 L1WY (L1-layer Window Height Y) Specifies the height. Set value  $+\ 1$  is the height.

#### L2M (L2-layer Mode)

Register address	Dia	DisplayBaseAddress + 40 <sub>H</sub>																			
Bit No.	31	30 29 28 27 - 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																			
Bit field name	L2C	L2F	FLP Reserve L2W Reserve L2H																		
R/W	RW	RV	W		R	0		RW RO RW													
Initial value	0	00	0		0	)			Undefined				(	0		Undefined					

Bit 11-0 L2H (L2-layer Height)

Specifies the height of the L2 layer logical frame in units of pixels. Set value + 1 is the height.

Bit 23-16 L2W (L2-layer memory Width)

Sets the memory width (the stride) of the L2 layer logical frame in units of 64 bytes.

Bit 30-29 L2FLP (L2-layer Flip mode)

Sets a flipping mode of L2 layer.

00 Displays side 0.

01 Displays side 1.

10 Displays side 0 and side 1 alternately on a frame by frame basis.

11 Reserved.

Bit 31 L2C (L2-layer Color mode)

Sets a color mode of L2 layer.

0 Indirect color (8 bits/pixel) mode

1 Direct color (16 bits/pixel) ARGB mode

# L2EM (L2-layer Extended Mode)

Register address	Disp	DisplayBaseAddress + 130 <sub>H</sub>									
Bit No.	31 30	29 28 27 26 25 24	23 22 21 20	19 18 17 16 15 14 13 12 11 10 4	3	2	1	0			
Bit field name	L2EC	Reserve	L2PB	Reserve		L	2OM	L2WP			
R/W	RW	R0	RW	R0		F	RW	RW			
Initial value	00	0	0	0			0	0			

Bit 0 L2 WP (L2-layer Window Position enable)

Selects the display position of L2 layer.

- 0 Compatible mode display (compatible with ML layer)
- 1 Window display

Bit 1 L2OM (L2-layer Overlay Mode)

Selects a superimposition mode of L2 layer.

- 0 Compatible mode
- 1 Extended mode

Bit 23-20 L2PB (L2-layer Palette Base )

Indicates the value added to the index when drawing the L2 layer palette. A value 16 times the set value is added to the index.

Bit 31-30 L2EC (L2-layer Extended Color mode)

Sets the L2 layer extended color mode.

- 00 Depends on L2C.
- 01 Direct color (24 bits/pixel) ARGB mode
- 10 Direct color (16 bits/pixel) RGBA mode
- 11 Direct color (24 bits/pixel) RGBA mode

# L2OA0 (L2-layer Origin Address 0)

Register address	DisplayBaseAddr	DisplayBaseAddress + 44 <sub>H</sub>								
Bit No.	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0							
Bit field name	Reserve	Reserve L2OA0								
R/W	R0	RW	R0							
Initial value	tial value 0 Undefined									

Sets the logical frame origin address of side 0 of L2 layer. Lower 4 bits are fixed to 0, and so 16-byte alignment is performed.

# L2DA0 (L2-layer Display Address 0)

Register address	DisplayBaseAddr	ress + 48 <sub>H</sub>								
Bit No.	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0						
Bit field name	Reserve	Reserve L2DA0								
R/W	R0		RW	<del>-</del>						
Initial value	0	0 Undefined								

Sets the display origin address of side 0 of L2 layer. For direct color mode (16 bits/pixel), it is assumed that the lower 1 bit is 0 and alignment is performed in units of 2 bytes.

### L2OA1 (L2-layer Origin Address 1)

Register address	DisplayBaseAddr	$DisplayBaseAddress + 4C_{H}$								
Bit No.	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0							
Bit field name	Reserve	Reserve L2OA1								
R/W	RO RW RO									
Initial value	Undefined 0000									

Sets the logical frame origin address of side 1 of L2 layer. Lower 4 bits are fixed to 0, and so 16-byte alignment is performed.

# L2DA1 (L2-layer Display Address 1)

	Register address	DisplayBaseAddr	DisplayBaseAddress + 50 <sub>H</sub>								
	Bit No.	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								
	Bit field name	Reserve	L2DA1								
4	R/W	R0	RW								
	Initial value	0	Undefined								

Sets the display origin address of side 1 of L2 layer. For direct color mode (16 bits/pixel), it is assumed that the lower 1 bit is 0 and alignment is performed in units of 2 bytes.

# L2DP (L2-layer Display Position)

Register address	DisplayBas	DisplayBaseAddress + 54 <sub>H</sub>									
Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0							
Bit field name	Reserved	L2WY	Reserved	L2DX							
R/W	R0	RW	R0	RW							
Initial value	0	Undefined	0	Undefined							

Sets the display starting position coordinates (DX,DY) of L2 layer relative to the logical frame origin in units of pixels.

Bit 11-0 L2DX (L2-layer Display Position X)

Specifies the X coordinate.

Bit 27-16 L2DY (L2-layer Display Position Y)

Specifies the Y coordinate.

# L2WP (L2-layer Window Position)

Register address	DisplayBas	seAddress + 134 H		
Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Reserved	L2WY	Reserved	L2WX
R/W	R0	RW	R0	RW
Initial value	0	Undefined	0	Undefined

Sets the display position coordinates (WX,WY) of the L2 layer window. The origin is the upper left point of the display screen.

Bit 11-0 L2WX (L2-layer Window Position X)

Specifies the X coordinate.

Bit 27-16 L2WY (L2-layer Window Position Y)

Specifies the Y coordinate.

# L2WS (L2-layer Window Size)

Register address	DisplayBa	DisplayBaseAddress + 138 <sub>H</sub>			
Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0	
Bit field nar	ne Reserved	L2WH	Reserved	L2WW	
R/W	R0	RW	R0	RW	
Initial valu	е 0	Undefined	0	Undefined	

Sets the size of the L2 layer window.

Bit 11-0 L2WW (L2-layer Window Width X)

Specifies the width in units of pixels. Do not set 0.

Bit 27-16 L2WY (L2-layer Window Height Y)

Specifies the height. Set value + 1 is the height.

# L2RM (L2-layer Readskip Mode)

Register address	DisplayBaseAddress	+ 18A0 <sub>H</sub>												
Bit No.	31 30 29 28	30 29 28 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0												
Bit field name	reserve	reserve L2SE reserve L2RP												
R/W	R0		RW		R0			RW						
Initial value	0	0	0				111111111							

Controls read skip operation.

Bit 0-8 L2RP (L2-layer Read Partition)

Specifies whether or not to perform read operation of the partition corresponding to each bit.

0 Performs no data read.

1 Performs data read.

Bit 15 L2SE (L2-layer Skip Enable)

Specifies whether or not to enable the read skip function.

0 Disables read skip.

1 Enables read skip.

#### L2PX (L2-layer Partition X)

Register address	DisplayBas	seAddress + 18A4 <sub>H</sub>		
Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Reserved	L2PX1	Reserved	L2PX0
R/W	R0	RW	R0	RW
Initial value	0	Undefined	0	Undefined

Specifies 2 X coordinates, which are the splitting boundary of L2 layer when performing read skip.

Bit 11-0 L2PX0 (L2-layer Partition X0)

Specifies the X coordinate.

Bit 27-16 L2PX1 (L2-layer Partition X1)

Specifies the X coordinate.

# L2PY (L2-layer Partition Y)

	Register address	DisplayBas	eAddress + 18A8 <sub>H</sub>		
	Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
	Bit field name	Reserved	L2PY1	Reserved	L2PY0
_	R/W	R0	RW	R0	RW
	Initial value	0	Undefined	0	Undefined

Specifies 2 Y coordinates, which are the splitting boundary of L2 layer when performing read skip.

Bit 11-0 L2PY0 (L2-layer Partition Y0)

Specifies the Y coordinate.

Bit 27-16 L2PY1 (L2-layer Partition Y1)

Specifies the Y coordinate.

#### L3M (L3-layer Mode)

Register address	Di	spla	ıуВ	ase/	Add	ress	+ 5	8н																				
Bit No.	31	30	30 29 28 27 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																									
Bit field name	L3C	L3F	L3FLP Reserve L3W Reserve L3H																									
R/W	RW	R	W		R0	0 RW R0 RW																						
Initial value	0	(	)		0			Undefined		(	0	Undefined																

Bit 11-0 L3H (L3-layer Height)

Specifies the height of the L3 layer logical frame in units of pixels. Set value + 1 is the height.

Bit 23-16 L3W (L3-layer memory Width)

Sets the memory width (the stride) of the L3 layer logical frame in units of 64 bytes.

Bit 30-29 L3FLP (L3-layer Flip mode)

Sets the L3 layer flipping mode.

00 Displays side 0.

01 Displays side 1.

10 Displays side 0 and side 1 alternately on a frame by frame basis.

11 Reserved.

Bit 31 L3C (L3-layer Color mode)

Sets a color mode of L3 layer.

0 Indirect color (8 bits/pixel) mode

1 Direct color (16 bits/pixel) ARGB mode

# L3EM (L3-layer Extended Mode)

Register address	Disp	layBas	seAddress +	140н							
Bit No.	31 30	29 28	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	11 10	4	3 2	1	0
Bit field name	L3EC	I	Reserve	L3PB		Reser	ve			L3OM	L3WP
R/W	RW		R0	RW		R0				RW	RW
Initial value	00		0	0		0	•		-	0	0

Bit 0 L3 WP (L3-layer Window Position enable)

Selects the display position of L3 layer.

- 0 Compatible mode display (compatible with MR layer)
- 1 Window display

Bit 1 L3OM (L3-layer Overlay Mode)

Selects a superimposition mode of L3 layer.

- 0 Compatible mode
- 1 Extended mode

Bit 23-20 L3PB (L3-layer Palette Base )

Indicates the value added to the index when drawing the L3 layer palette. A value 16 times the set value is added to the index.

Bit 31-30 L3EC (L3-layer Extended Color mode)

Sets the L3 layer extended color mode.

00 Depends on L3C.

01 Direct color (24 bits/pixel) ARGB mode

10 Direct color (16 bits/pixel) RGBA mode

11 Direct color (24 bits/pixel) RGBA mode

# L3OA0 (L3-layer Origin Address 0)

Register address	DisplayBaseAdd	ress + 5C <sub>H</sub>					
Bit No.	31 30 29 28 27 26	0 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0					
Bit field name	Reserve	L3OA0					
R/W	R0	RW R0					
Initial value	0	Undefined 0000					

Sets the logical frame origin address of side 0 of L3 layer. Lower 4 bits are fixed to 0, and so 16-byte alignment is performed.

# L3DA0 (L3-layer Display Address 0)

Register address	DisplayBaseAddr	ress + 60 <sub>H</sub>
Bit No.	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Reserve	L3DA0
R/W	R0	RW
Initial value	0	Undefined

Sets the display origin address of side 0 of L3 layer. For direct color mode (16 bits/pixel), it is assumed that the lower 1 bit is 0 and alignment is performed in units of 2 bytes.

# L3OA1 (L3-layer Origin Address 1)

Register address	DisplayBaseAddr	ress + 64 <sub>H</sub>						
Bit No.	31 30 29 28 27 26	00 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0						
Bit field name	Reserve	deserve L3OA1						
R/W	R0							
Initial value	0	0 Undefined 0000						

Sets the logical frame origin address of side 1 of L3 layer. Lower 4 bits are fixed to 0, and so 16-byte alignment is performed.

# L3DA1 (L3-layer Display Address 1)

Register address	DisplayBaseAddr	ress + 68 <sub>H</sub>				
Bit No.	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0				
Bit field name	Reserve	L3DA1				
R/W	R0	RW				
Initial value	0 Undefined					

Sets the display origin address of side 1 of L3 layer. For direct color mode (16 bits/pixel), it is assumed that the lower 1 bit is 0 and alignment is performed in units of 2 bytes.

# L3DP (L3-layer Display Position)

Register address	DisplayBas	seAddress + 6c <sub>H</sub>							
Bit No.	31 30 29 28	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0							
Bit field name	Reserved	L3WY	Reserved	L3DX					
R/W	R0	RW	R0	RW					
Initial value	0	Undefined	0	Undefined					

Sets the display starting position coordinates (DX,DY) of L3 layer relative to the logical frame origin in units of pixels.

Specifies the X coordinate.

Bit 27-16 L3DY (L3-layer Display Position Y)

Specifies the Y coordinate.

# L3WP (L3-layer Window Position)

Register address	DisplayBas	seAddress + 144 <sub>H</sub>		
Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Reserved	L3WY	Reserved	L3WX
R/W	R0	RW	R0	RW
Initial value	0	Undefined	0	Undefined

Sets the display position coordinates (WX,WY) of the L3 layer window. The origin is the upper left point of the display screen.

Bit 11-0 L3WX (L3-layer Window Position X)

Specifies the X coordinate.

Bit 27-16 L3WY (L3-layer Window Position Y)

Specifies the Y coordinate.

# L3WS (L3-layer Window Size)

Register address	DisplayBas	seAddress + 148 <sub>H</sub>							
Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0					
Bit field name	Reserved	Reserved L3WH Reserved L3WW							
R/W	R0	RW	R0	RW					
Initial value	0	Undefined	0	Undefined					

Sets the size of the L3 layer window.

Bit 11-0 L3WW (L3-layer Window Width X)

Specifies the width in units of pixels. Do not set 0.

Bit 27-16 L3WY (L3-layer Window Height Y)

Specifies the height. Set value + 1 is the height.

# L3RM (L3-layer Readskip Mode)

Register address	DisplayBaseAddress + 18B0 <sub>H</sub>							
Bit No.	31 30 29 28 19 18 17 1	15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0					
Bit field name	reserve	L3SE reserve L3RP	L3RP					
R/W	R0	RW RO RW	RW					
Initial value	0	0 0 111111111	111111111					

Controls read skip operation.

Bit 0-8 L3RP (L3-layer Read Partition)

Specifies whether or not to perform read operation of the partition corresponding to each bit.

0 Performs no data read.

1 Performs data read.

Bit 15 L3SE (L3-layer Skip Enable)

Specifies whether or not to enable the read skip function.

0 Disables read skip.

1 Enables read skip.

#### L3PX (L3-layer Partition X)

Register address	DisplayBas	DisplayBaseAddress + 18B4 <sub>H</sub>							
Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0					
Bit field name	Reserved	L3PX1	Reserved	L3PX0					
R/W	R0	RW	R0	RW					
Initial value	0	Undefined	0	Undefined					

Specifies 2 X coordinates, which are the splitting boundary of L3 layer when performing read skip.

Bit 11-0 L3PX0 (L3-layer Partition X0)

Specifies the X coordinate.

Bit 27-16 L3PX1 (L3-layer Partition X1)

Specifies the X coordinate.

# L3PY (L3-layer Partition Y)

	Register address	DisplayBas	DisplayBaseAddress + 18B8 <sub>H</sub>						
	Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0				
1	Bit field name	Reserved	L3PY1	Reserved	L3PY0				
	R/W	R0	RW	R0	RW				
	Initial value	0	Undefined	0	Undefined				

Specifies 2 Y coordinates, which are the splitting boundary of L3 layer when performing read skip.

Bit 11-0 L3PX0 (L3-layer Partition Y0)

Specifies the Y coordinate.

Bi t27-16 L3PX1 (L3-layer Partition Y1)

Specifies the Y coordinate.

#### L4M (L4-layer Mode)

Register address	Di	DisplayBaseAddress + 70 <sub>H</sub>																	
Bit No.	31	30 2	29	28 2	7	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
Bit field name	L4C	L4F	LP	Re	serv	тe		L4W		F	Res	erv	е	L4H					
R/W	RW	RV	V		R0			RW			F	RO		RW					
Initial value	0	0			0			Undefined			(	0		Undefined					

Bit 11-0 L4H (L4-layer Height)

Specifies the height of the L4 layer logical frame in units of pixels. Set value + 1 is the height.

Bit 23-16 L4W (L4-layer memory Width)

Sets the memory width (the stride) of the L4 layer logical frame in units of 64 bytes.

Bit 30-29 L4FLP (L4-layer Flip mode)

Sets a flipping mode of L4 layer.

00 Displays side 0.

01 Displays side 1.

10 Displays side 0 and side 1 alternately on a frame by frame basis.

11 Reserved.

Bit 31 L4C (L4-layer Color mode)

Sets a color mode of L4 layer.

0 Indirect color (8 bits/pixel) mode

1 Direct color (16 bits/pixel) ARGB mode

# L4EM (L4-layer Extended Mode)

Register address	Disp	DisplayBaseAddress + 150 <sub>H</sub>							
Bit No.	31 30	29 28	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12 11 10	4 3 2	1	0
Bit field name	L4EC				Reserve			L4OM	L4WP
R/W	RW			<del>-</del>	R0			RW	RW
Initial value	00				0			0	0

Bit 0 L4 WP (L4-layer Window Position enable)

Selects the display position of L4 layer.

O Compatible mode display (compatible with BL layer)

1 Window display

Bit 1 L4OM (L4-layer Overlay Mode)

Selects a superimposition mode of L4 layer.

0 Compatible mode

1 Extended mode

Bit 31-30 L4EC (L4-layer Extended Color mode)

Sets the L4 layer extended color mode.

00 Depends on L4C.

01 Direct color (24 bits/pixel) ARGB mode

 $10 \qquad \hbox{Direct color (16 bits/pixel) RGBA mode}$ 

11 Direct color (24 bits/pixel) RGBA mode

# L4OA0 (L4-layer Origin Address 0)

Register address	DisplayBaseAddr	DisplayBaseAddress + 74 <sub>H</sub>					
Bit No.	31 30 29 28 27 26	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0					
Bit field name	Reserve	L4OA0					
R/W	R0	RW R					
Initial value	0	Undefined	0000				

Sets the logical frame origin address of side 0 of L4 layer. Lower 4 bits are fixed to 0, and so 16-byte alignment is performed.

# L4DA0 (L4-layer Display Address 0)

Register address	DisplayBaseAddr	ress + 78 <sub>H</sub>
Bit No.	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Reserve	L4DA0
R/W	R0	RW
Initial value	0	Undefined

Sets the display origin address of side 0 of L4 layer. For direct color mode (16 bits/pixel), it is assumed that the lower 1 bit is 0 and alignment is performed in units of 2 bytes.

# L4OA1 (L4-layer Origin Address 1)

Register address	DisplayBaseAddr	DisplayBaseAddress + 7C <sub>H</sub>							
Bit No.	31 30 29 28 27 26	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0							
Bit field name	Reserve	Reserve L4OA1							
R/W	R0	RW	R0						
Initial value	Undefined 0000								

Sets the logical frame origin address of side 1 of L4 layer. Lower 4 bits are fixed to 0, and so 16-byte alignment is performed.

# L4DA1 (L4-layer Display Address 1)

Register address	DisplayBaseAddr	DisplayBaseAddress + 80 <sub>H</sub>								
Bit No.	31 30 29 28 27 26	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								
Bit field name	Reserve L4DA1									
R/W	R0 RW									
Initial value	0	0 Undefined								

Sets the display origin address of side 1 of L4 layer. For direct color mode (16 bits/pixel), it is assumed that the lower 1 bit is 0 and alignment is performed in units of 2 bytes.

# L4DP (L4-layer Display Position)

Register address	DisplayBas	DisplayBaseAddress + 84 <sub>H</sub>						
Bit No.	31 30 29 28	0 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0						
Bit field name	Reserved	L4WY	Reserved	L4DX				
R/W	R0	RW	R0	RW				
Initial value	0	Undefined	0	Undefined				

Sets the display starting position coordinates (DX,DY) of L4 layer relative to the logical frame origin in units of pixels.

Bit 11-0 L4DX (L4-layer Display Position X)

Specifies the X coordinate.

Specifies the Y coordinate.

### L4WP (L4-layer Window Position)

Register address	DisplayBas	seAddress + 154 <sub>H</sub>					
Bit No.	31 30 29 28	27 26 25 24 23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0
Bit field name	Reserved	L4WY		Reserved		L4WX	
R/W	R0	RW		R0		RW	
Initial value	0	Undefined		0		Undefined	

Sets the display position coordinates (WX,WY) of the L4 layer window. The origin is the upper left point of the display screen.

Bit 11-0 L4WX (L4-layer Window Position X) Specifies the X coordinate.

Bit 27-16 L4WY (L4-layer Window Position Y) Specifies the Y coordinate.

# L4WS (L4-layer Window Size)

	Register address	DisplayBas	DisplayBaseAddress + 158 <sub>H</sub>							
	Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0					
	Bit field name	Reserved	L4WH	Reserved	L4WW					
4	R/W	R0	RW	R0	RW					
Ł	Initial value	0	Undefined	0	Undefined					

Sets the size of the L4 layer window.

Bit 11-0 L4WW (L4-layer Window Width X)

Specifies the width in units of pixels. Do not set 0.

Bit 27-16 L4WY ( L4-layer Window Height Y) Specifies the height. Set value  $+\ 1$  is the height.

#### L4RM (L4-layer Readskip Mode)

Register address	DisplayBaseAddress + 18C0 <sub>H</sub>							
Bit No.	31 30 29 28 19 18 17 16	30 29 28 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0						
Bit field name	reserve	L4SE reserve	L4RP					
R/W	R0	RW R0	RW					
Initial value	0	0 0	111111111					

# Controls read skip operation.

Bit 0-8 L4RP (L4-layer Read Partition)

Specifies whether or not to perform read operation of the partition corresponding to each bit.

0 Performs no data read.

1 Performs data read.

Bit 15 L4SE (L4-layer Skip Enable)

Specifies whether or not to enable the read skip function.

0 Disables read skip.

1 Enables read skip.

# L4PX (L4-layer Partition X)

Register address	DisplayBas	seAddress + 18C4 <sub>H</sub>		
Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Reserved	L4PX1	Reserved	L4PX0
R/W	R0	RW	R0	RW
Initial value	0	Undefined	0	Undefined

Specifies 2 X coordinates, which are the splitting boundary of L4 layer when performing read skip.

Bit 11-0 L4PX0 (L4-layer Partition X0)

Specifies the X coordinate.

Bit 27-16 L4PX1 (L4-layer Partition X1)

Specifies the X coordinate.

# L4PY (L4-layer Partition Y)

	Register address	DisplayBas	risplayBaseAddress + 18C8 <sub>H</sub>								
	Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0						
4	Bit field name	Reserved	L4PY1	Reserved	L4PY0						
	R/W	R0	RW	R0	RW						
	Initial value	0	Undefined	0	Undefined						

Specifies 2 Y coordinates, which are the splitting boundary of L4 layer when performing read skip.

Bit 11-0 L4PY0 (L4-layer Partition Y0)

Specifies the Y coordinate.

Bit 27-16 L4PY1 (L4-layer Partition Y1)

Specifies the Y coordinate.

#### L5M (L5-layer Mode)

Register address	Dia	DisplayBaseAddress + 88 <sub>H</sub>																													
Bit No.	31	30 2	29	28 27 - 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																											
Bit field name	L5C	L5FL	ЪР	R	Reserve			L5W			Reserve			L5H																	
R/W	RW	RW	V		R	0					R	W					F	RO							R	W					
Initial value	0	0			0	)		Undefined					(	0		Undefined															

Bit 11-0 L5H (L5-layer Height)

Specifies the height of the L5 layer logical frame in units of pixels. Set value + 1 is the height.

Bit 23-16 L5W (L5-layer memory Width)

Sets the memory width (the stride) of the L5 layer logical frame in units of 64 bytes.

Bit 30-29 L5FLP (L5-layer Flip mode)

Sets a flipping mode of L5 layer.

00 Displays side 0.

01 Displays side 1.

10 Displays side 0 and side 1 alternately on a frame by frame basis.

11 Reserved.

Bit 31 L5C (L5-layer Color mode)

Sets a color mode of L5 layer.

0 Indirect color (8 bits/pixel) mode

1 Direct color (16 bits/pixel) ARGB mode

# L5EM (L5-layer Extended Mode)

Register address	Disp	layBas	eAddress + 1	160н	<del>-</del>	_			
Bit No.	31 30	29 28	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12 11 10	4 3 2	1	0
Bit field name	L5EC				Reserve			L5OM	L5WP
R/W	RW			<del>-</del>	R0			RW	RW
Initial value	00				0			0	0

Bit 0 L5 WP (L5-layer Window Position enable)

Selects the display position of L5 layer.

O Compatible mode display (compatible with BR layer)

1 Window display

Bit 1 L5OM (L5-layer Overlay Mode)

Selects a superimposition mode of L5 layer.

0 Compatible mode

1 Extended mode

Bit 31-30 L5EC (L5-layer Extended Color mode)

Sets the L5 layer extended color mode.

00 Depends on L5C.

01 Direct color (24 bits/pixel) ARGB mode

 $10 \qquad \hbox{Direct color (16 bits/pixel) RGBA mode}$ 

11 Direct color (24 bits/pixel) RGBA mode

### L5OA0 (L5-layer Origin Address 0)

Register address	DisplayBaseAddr	DisplayBaseAddress + 8C <sub>H</sub>						
Bit No.	31 30 29 28 27 26	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0						
Bit field name	Reserve	Reserve L5OA0						
R/W	R0	RW	R0					
Initial value	0	Undefined						

Sets the logical frame origin address of side 0 of L5 layer. Lower 4 bits are fixed to 0, and so 16-byte alignment is performed.

# L5DA0 (L5-layer Display Address 0)

Register address	DisplayBaseAddr	ress + 90 <sub>H</sub>
Bit No.	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Reserve	L5DA0
R/W	R0	RW
Initial value	0	Undefined

Sets the display origin address of side 0 of L5 layer. For direct color mode (16 bits/pixel), it is assumed that the lower 1 bit is 0 and alignment is performed in units of 2 bytes.

# L5OA1 (L5-layer Origin Address 1)

Register address	DisplayBaseAddr	ress + 94 <sub>H</sub>							
Bit No.	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0						
Bit field name	Reserve	L5OA1							
R/W	RO	RW	R0						
Initial value	<b>▲</b> 0 <b>▲</b>	Undefined	0000						

Sets the logical frame origin address of side 1 of L5 layer. Lower 4 bits are fixed to 0, and so 16-byte alignment is performed.

#### L5DA1 (L5-layer Display Address 1)

Register address	DisplayBaseAddr	DisplayBaseAddress + 98 <sub>H</sub>								
Bit No.	31 30 29 28 27 26	0 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								
Bit field name	Reserve	L5DA1								
R/W	R0	RW								
Initial value	0	0 Undefined								

Sets the display origin address of side 1 of L5 layer. For direct color mode (16 bits/pixel), it is assumed that the lower 1 bit is 0 and alignment is performed in units of 2 bytes.

# L5DP (L5-layer Display Position)

	Register address	DisplayBas	DisplayBaseAddress + 9C <sub>H</sub>							
	Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0					
Ī	Bit field name	Reserved	L5WY	Reserved	L5DX					
	R/W	R0	RW	R0	RW					
	Initial value	0	Undefined	0	Undefined					

Sets the display starting position coordinates (DX,DY) of L5 layer relative to the logical frame origin in units of pixels.

Bit 11-0 L5DX (L5-layer Display Position X) Specifies the X coordinate.

 $\begin{array}{ll} \mbox{Bit 27-16} & \mbox{L5DY (L5-layer Display Position Y)} \\ \mbox{Specifies the Y coordinate.} \end{array}$ 

# L5WP (L5-layer Window Position)

Register address	DisplayBas	eAddress + 164 <sub>H</sub>	<b>P</b>	
Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Reserved	L5WY	Reserved	L5WX
R/W	R0	RW	R0	RW
Initial value	0	Undefined	0	Undefined

Sets the display position coordinates (WX,WY) of the L5 layer window. The origin is the upper left point of the display screen

Bit 11-0 L5WX (L5-layer Window Position X)
Specifies the X coordinate.

Bit 27-16 L5WY (L5-layer Window Position Y)
Specifies the Y coordinate.

# L5WS (L5-layer Window Size)

Register address	DisplayBas	DisplayBaseAddress + 168 <sub>H</sub>							
Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0					
Bit field name	Reserved	L5WH	Reserved	L5WW					
R/W	R0	RW	R0	RW					
Initial value	0	Undefined	0	Undefined					

Sets the size of the L5 layer window.

Bit 11-0 L5WW (L5-layer Window Width X)

Specifies the width in units of pixels. Do not set 0.

Bit 27-16 L5WY (L5-layer Window Height Y)
Specifies the height. Set value + 1 is the height.

# L5RM (L5-layer Readskip Mode)

Register address	Dia	DisplayBaseAddress + 18D0 <sub>H</sub>																			
Bit No.	31 3	30 29 28 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																			
Bit field name		reserve			L5S	E	reserve								Ι	Δ5R	Р				
R/W	R0			RW	•	R0				RW											
Initial value	0			0		0			111111111												

Controls read skip operation.

Bit 0-8 L5RP (L5-layer Read Partition)

Specifies whether or not to perform read operation of the partition corresponding to each bit.

0 Performs no data read.

1 Performs data read.

Bit 15 L5SE (L5-layer Skip Enable)

Specifies whether or not to enable the read skip function.

0 Disables read skip.

1 Enables read skip.

#### L5PX (L5-layer Partition X)

Register address	DisplayBas	DisplayBaseAddress + 18D4 <sub>H</sub>										
Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0								
Bit field name	Reserved	L5PX1	Reserved	L5PX0								
R/W	R0	RW	R0	RW								
Initial value	0	0 Undefined 0 Undefined										

Specifies 2 X coordinates, which are the splitting boundary of L5 layer when performing read skip.

Bit 11-0 L5PX0 (L5-layer Partition X0)

Specifies the X coordinate.

Bit 27-16 L5PX1 (L5-layer Partition X1)

Specifies the X coordinate.

#### L5PY (L5-layer Partition Y)

	Register address	DisplayBas	DisplayBaseAddress + 18D8 <sub>H</sub>									
	Bit No.	31 30 29 28	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0									
4	Bit field name	Reserved	L5PY1	Reserved	L5PY0							
7	R/W	R0	RW	R0	RW							
	Initial value	0	Undefined	0	Undefined							

Specifies 2 Y coordinates, which are the splitting boundary of L5 layer when performing read skip.

Bit 11-0 L5PX0 (L5-layer Partition Y0)

Specifies the Y coordinate.

Bit 27-16 L5PX1 (L5-layer Partition Y1)

Specifies the Y coordinate.

#### L6M (L6-layer Mode)

Register address	Di	DisplayBaseAddress + 1900 <sub>H</sub>																
Bit No.	31	30	30 29 28 27 - 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0															
Bit field name	L6C	L6F	LP	Re	ser	vе		L6W		Reserve L6H								
R/W	RW	RV	N		R0			RW			R	RO		RW				
Initial value	0	0	)		0			Undefined			(	0		Undefined				

Bit 11-0 L6H (L6-layer Height)

Specifies the height of the L6 layer logical frame in units of pixels. Set value + 1 is the height.

Bit 23-16 L6W (L6-layer memory Width)

Sets the memory width (the stride) of the L6 layer logical frame in units of 64 bytes.

Bit 30-29 L6FLP (L6-layer Flip mode)

Sets a flipping mode of L6 layer.

00 Displays side 0.

01 Displays side 1.

10 Displays side 0 and side 1 alternately on a frame by frame basis.

11 Reserved.

Bit 31 L6C (L6-layer Color mode)

Sets a color mode of L6 layer.

0 Indirect color (8 bits/pixel) mode

1 Direct color (16 bits/pixel) ARGB mode

# L6EM (L6-layer Extended Mode)

Register address	Disp	layBas	seAddress + 1	1918 н	<u> </u>	_			
Bit No.	31 30	29 28	$27\ 26\ 25\ 24$	23 22 21 20	19 18 17 16	15 14 13 12 11 10	4 3 2	1	0
Bit field name	L6EC				Reserve			L6OM	L6WP
R/W	RW				R0			RW	RW
Initial value	00				0			0	0

Bit 0 L6 WP (L6-layer Window Position enable)

Selects the display position of L6 layer.

- 0 Compatible mode display
- 1 Window display

Bit 1 L6OM (L6-layer Overlay Mode)

Selects a superimposition mode of L6 layer.

- 0 Compatible mode
- 1 Extended mode

Bit 31-30 L6EC (L6-layer Extended Color mode)

Sets the L6 layer extended color mode.

- 00 Depends on L6C.
- 01 Direct color (24 bits/pixel) ARGB mode
- 10 Direct color (16 bits/pixel) RGBA mode
- 11 Direct color (24 bits/pixel) RGBA mode

#### L6OA0 (L6-layer Origin Address 0)

Register address	DisplayBaseAddr	ress + 1904 <sub>H</sub>								
Bit No.	31 30 29 28 27 26	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								
Bit field name	Reserve	Reserve L6OA0								
R/W	R0	RW RO								
Initial value	0	Undefined								

Sets the logical frame origin address of side 0 of L6 layer. Lower 4 bits are fixed to 0, and so 16-byte alignment is performed.

# L6DA0 (L6-layer Display Address 0)

Register address	DisplayBaseAddr	ress + 1908 <sub>H</sub>
Bit No.	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Reserve	L6DA0
R/W	R0	RW
Initial value	0	Undefined

Sets the display origin address of side 0 of L6 layer. For direct color mode (16 bits/pixel), it is assumed that the lower 1 bit is 0 and alignment is performed in units of 2 bytes.

# L6OA1 (L6-layer Origin Address 1)

Register address	DisplayBaseAddr	ress + 190c <sub>H</sub>								
Bit No.	31 30 29 28 27 26	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								
Bit field name	Reserve L6OA1									
R/W	RO	RW	R0							
Initial value	e Undefined 0000									

Sets the logical frame origin address of side 1 of L6 layer. Lower 4 bits are fixed to 0, and so 16-byte alignment is performed.

# L6DA1 (L6-layer Display Address 1)

	Register address	DisplayBaseAddr	ress + 1910 <sub>H</sub>
	Bit No.	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
]	Bit field name	Reserve	L6DA1
1	R/W	R0	RW
	Initial value	0	Undefined

Sets the display origin address of side 1 of L6 layer. For direct color mode (16 bits/pixel), it is assumed that the lower 1 bit is 0 and alignment is performed in units of 2 bytes.

# L6DP (L6-layer Display Position)

	gister dress	DisplayBas	DisplayBaseAddress + 1914 <sub>H</sub>										
Bi	t No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0								
Bit fie	eld name	Reserved	L6WY	Reserved	L6DX								
I	R/W	R0	RW	R0	RW								
Initia	al value	0	Undefined	0	Undefined								

Sets the display starting position coordinates (DX,DY) of L6 layer relative to the logical frame origin in units of pixels.

Bit 11-0 L6DX (L6-layer Display Position X) Specifies the X coordinate.

 $\begin{array}{ll} \mbox{Bit 27-16} & \mbox{L6DY (L6-layer Display Position Y)} \\ \mbox{Specifies the Y coordinate.} \end{array}$ 

# L6WP (L6-layer Window Position)

Register address	DisplayBas	DisplayBaseAddress + 191c <sub>H</sub>											
Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0									
Bit field name	Reserved	L6WY	Reserved	L6WX									
R/W	R0	RW	R0	RW									
Initial value	0	Undefined	0	Undefined									

Sets the display position coordinates (WX,WY) of the L6 layer window. The origin is the upper left point of the display screen.

Bi 11-0 L6WX (L6-layer Window Position X)
Specifies the X coordinate.

Bit 27-16 L6WY (L6-layer Window Position Y)
Specifies the Y coordinate.

#### L6WS (L6-layer Window Size)

Register address	DisplayBas	DisplayBaseAddress + 1920 <sub>H</sub>											
Bit No.	31 30 29 28	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  Served Reserved Reserved L6WW											
Bit field name	Reserved	L6WW											
R/W	R0	RW	R0	RW									
Initial value	0 Undefined 0 Undefined												

Sets the size of the L6 layer window.

Bit 11-0 L6WW (L6-layer Window Width X)

Specifies the width in units of pixels. Do not set 0.

Bit 27-16 L6WY (L6-layer Window Height Y)
Specifies the height. Set value + 1 is the height.

### L6RM (L6-layer Readskip Mode)

Register address	DisplayBaseAddress + 1924 <sub>H</sub>								
Bit No.	31 30 29 28 19 18	16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0						
Bit field name	reserve	L6SE reserve L6RP							
R/W	R0	RW R0 RW							
Initial value	0	0 0 111111111							

Controls read skip operation.

Bit 0-8 L6RP (L6-layer Read Partition)

Specifies whether or not to perform read operation of the partition corresponding to each bit.

0 Performs no data read.

1 Performs data read.

Bit 15 L6SE (L6-layer Skip Enable)

Specifies whether or not to enable the read skip function.

0 Disables read skip.

1 Enables read skip.

#### L6PX (L6-layer Partition X)

Register address	DisplayBas	DisplayBaseAddress + 1928 <sub>H</sub>							
Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0					
Bit field name	Reserved	L6PX1	Reserved	L6PX0					
R/W	R0	RW	R0	RW					
Initial value	0	Undefined	0	Undefined					

Specifies 2 X coordinates, which are the splitting boundary of L6 layer when performing read skip.

Bit 11-0 L6PX0 (L6-layer Partition X0)

Specifies the X coordinate.

Bit 27-16 L6PX1 (L6-layer Partition X1)

Specifies the X coordinate.

# L6PY (L6-layer Partition Y)

	Register address	DisplayBas	seAddress + 192c <sub>H</sub>		
	Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
1	Bit field name	Reserved	L6PY1	Reserved	L6PY0
	R/W	R0	RW	R0	RW
	Initial value	0	Undefined	0	Undefined

Specifies 2 Y coordinates, which are the splitting boundary of L6 layer when performing read skip.

Bit 11-0 L6PY0 (L6-layer Partition Y0)

Specifies the Y coordinate.

Bit 27-16 L6PY1 (L6-layer Partition Y1)

Specifies the Y coordinate.

#### L7M (L7-layer Mode)

Register address	Di	DisplayBaseAddress + 1940 <sub>H</sub>																													
Bit No.	31	30 2	30 29 28 27 - 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																												
Bit field name	L7C	L7FI	LP	Re	Reserve			L7W			Reserve				L7H																
R/W	RW	RV	V		RO	)			RW					F	R0		RW														
Initial value	0	0			0				Unde			efin	ed					0						U	nd	efir	ned				

Bit 11-0 L7H (L7-layer Height)

Specifies the height of the L7 layer logical frame in units of pixels. Set value + 1 is the height.

Bit 23-16 L7W (L7-layer memory Width)

Sets the memory width (the stride) of the L7 layer logical frame in units of 64 bytes.

Bit 30-29 L7FLP (L7-layer Flip mode)

Sets a flipping mode of L7 layer.

00 Displays side 0.

01 Displays side 1.

10 Displays side 0 and side 1 alternately on a frame by frame basis.

11 Reserved.

Bit 31 L7C (L7-layer Color mode)

Sets a color mode of L7 layer.

0 Indirect color (8 bits/pixel) mode

1 Direct color (16 bits/pixel) ARGB mode

# L7EM (L7-layer Extended Mode)

Register address	Disp	layBas	seAddress + 1	1958н	<del>-</del>				
Bit No.	31 30	29 28	$27\ 26\ 25\ 24$	23 22 21 20	19 18 17 16	15 14 13 12 11 10	4 3 2	1	0
Bit field name	L7EC				Reserve			L7OM	L7WP
R/W	RW			_	R0			RW	RW
Initial value	00				0	·		0	0

Bit 0 L7 WP (L7-layer Window Position enable)

Selects the display position of L7 layer.

- O Compatible mode display (compatible with BR layer)
- 1 Window display

Bit 1 L7OM (L7-layer Overlay Mode)

Selects a superimposition mode of L7 layer.

- 0 Compatible mode
- 1 Extended mode

Bit 31-30 L7EC (L7-layer Extended Color mode)

Sets the L7 layer extended color mode.

- 00 Depends on L7C.
- 01 Direct color (24 bits/pixel) ARGB mode
- 10 Direct color (16 bits/pixel) RGBA mode
- 11 Direct color (24 bits/pixel) RGBA mode

### L7OA0 (L7-layer Origin Address 0)

Register address	DisplayBaseAddr	DisplayBaseAddress + 1944 <sub>H</sub>					
Bit No.	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0				
Bit field name	Reserve	L7OA0					
R/W	R0	RW R0					
Initial value	0	Undefined 00					

Sets the logical frame origin address of side 0 of L7 layer. Lower 4 bits are fixed to 0, and so 16-byte alignment is performed.

# L7DA0 (L7-layer Display Address 0)

Register address	DisplayBaseAddr	ress + 1948 <sub>H</sub>
Bit No.	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Reserve	L7DA0
R/W	R0	RW
Initial value	0	Undefined

Sets the display origin address of side 0 of L7 layer. For direct color mode (16 bits/pixel), it is assumed that the lower 1 bit is 0 and alignment is performed in units of 2 bytes.

# L70A1 (L7-layer Origin Address 1)

Register address	DisplayBaseAddr	DisplayBaseAddress + 194c <sub>H</sub>							
Bit No.	31 30 29 28 27 26	$ \begin{array}{c} 30 \\ 29 \\ 28 \\ 27 \\ 26 \\ 25 \\ 24 \\ 23 \\ 22 \\ 21 \\ 20 \\ 21 \\ 20 \\ 19 \\ 18 \\ 17 \\ 16 \\ 15 \\ 14 \\ 13 \\ 12 \\ 11 \\ 10 \\ 9 \\ 8 \\ 7 \\ 6 \\ 5 \\ 4 \\ 3 \\ 2 \\ 1 \\ 1 \\ 0 \end{array} $							
Bit field name	Reserve	L7OA1							
R/W	R0	RW	R0						
Initial value	0	Undefined	0000						

Sets the logical frame origin address of side 1 of L7 layer. Lower 4 bits are fixed to 0, and so 16-byte alignment is performed.

# L7DA1 (L7-layer Display Address 1)

Register address	DisplayBaseAddr	DisplayBaseAddress + 1950 <sub>H</sub>							
Bit No.	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0							
Bit field name	Reserve	L7DA1							
R/W	R0	RW							
Initial value	0	Undefined							

Sets the display origin address of side 1 of L7 layer. For direct color mode (16 bits/pixel), it is assumed that the lower 1 bit is 0 and alignment is performed in units of 2 bytes.

# L7DP (L7-layer Display Position)

Register address	DisplayBas	DisplayBaseAddress + 1954 <sub>H</sub>								
Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0						
Bit field name	Reserved	L7WY	Reserved	L7DX						
R/W	R0	RW	R0	RW						
Initial value	0	Undefined	0	Undefined						

Sets the display starting position coordinates (DX,DY) of L7 layer relative to the logical frame origin in units of pixels.

Specifies the X coordinate.

Bit 27-16 L7DY (L7-layer Display Position Y)

Specifies the Y coordinate.

# L7WP (L7-layer Window Position)

Register address	DisplayBas	seAddress + 195 <sub>H</sub>		
Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Reserved	L7WY	Reserved	L7WX
R/W	R0	RW	R0	RW
Initial value	0	Undefined	0	Undefined

Sets the display position coordinates (WX,WY) of the L7 layer window. The origin is the upper left point of the display screen.

Bit 11-0 L7WX (L7-layer Window Position X)

Specifies the X coordinate.

Bit 27-16 L7WY (L7-layer Window Position Y)

Specifies the Y coordinate.

# L7WS (L7-layer Window Size)

Register address	DisplayBas	eAddress + 1960 <sub>H</sub>						
Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0				
Bit field name	Reserved	L7WH	Reserved	L7WW				
R/W	R0	RW	R0	RW				
Initial value	0	Undefined	0	Undefined				

Sets the size of the L7 layer window.

Bit 11-0 L7WW (L7-layer Window Width X)

Specifies the width in units of pixels. Do not set 0.

Bit 27-16  $\;$  L7WY (L7-layer Window Height Y)

Specifies the height. Set value + 1 is the height.

### L7RM (L7-layer Readskip Mode)

Register address	DisplayBaseAddress + 1964 <sub>H</sub>								
Bit No.	31 30 29 28 19 18 17 16	15 14 13 12 11 10 9	8 7 6 5 4 3 2 1 0						
Bit field name	reserve	L7SE reserve	L7RP						
R/W	R0	RW R0	RW						
Initial value	0	0 0	111111111						

Controls read skip operation.

Bit 0-8 L7RP (L7-layer Read Partition)

Specifies whether or not to perform read operation of the partition corresponding to each bit.

0 Performs no data read.

1 Performs data read.

Bit 15 L7SE (L7-layer Skip Enable)

Specifies whether or not to enable the read skip function.

0 Disables read skip.

1 Enables read skip.

#### L7PX (L7-layer Partition X)

Register address	DisplayBas	DisplayBaseAddress + 1968 <sub>H</sub>								
Bit No.	31 30 29 28	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								
Bit field name	Reserved	L7PX1	Reserved	L7PX0						
R/W	R0	RW	RO	RW						
Initial value	0	Undefined	0	Undefined						

Specifies 2 X coordinates, which are the splitting boundary of L7 layer when performing read skip.

Bit 11-0 L7PX0 (L7-layer Partition X0)

Specifies the X coordinate.

Bit 27-16 L7PX1 (L7-layer Partition X1)

Specifies the X coordinate.

#### L7PY (L7-layer Partition Y)

	Register address	DisplayBas	DisplayBaseAddress + 196C <sub>H</sub>									
	Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0							
1	Bit field name	Reserved	L7PY1	Reserved	L7PY0							
=	R/W	R0	RW	R0	RW							
	Initial value	0	Undefined	0	Undefined							

Specifies 2 Y coordinates, which are the splitting boundary of L7 layer when performing read skip.

Bit 11-0 L7PX0 (L7-layer Partition Y0)

Specifies the Y coordinate.

Bit 27-16 L7PX1 (L7-layer Partition Y1)

Specifies the Y coordinate.

#### LAOM (LAO-layer Mode)

Register address	DisplayBaseAddress + $1A00_H$								
Bit No.	31 30 29 28 27 26 25 24	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0							
Bit field name	Reserve	LA0W	Reserve						
R/W	R0	RW	R0						
Initial value	0	Undefined	0						

Bit 23-16 LA0W(LA0-layer memory Width)

Sets the memory width (the stride) of the LA0 layer logical frame in units of 64 bytes.

# LAODA (LAO-layer Display Address)

Register address	DisplayBaseAddr	DisplayBaseAddress + 1A04 <sub>H</sub>									
Bit No.	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0									
Bit field name	Reserve	LAODA									
R/W	R0	RW									
Initial value	0	Undefined									

Sets the display origin address of LA0 layer.

# LAOWP (LAO-layer Window Position)

Register address	DisplayBas	$DisplayBaseAddress + 1A08_{H}$								
Bit No.	31 30 29 28	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								
Bit field name	Reserved	LAOWY	Reserved	LA0WX						
R/W	R0	RW	R0	RW						
Initial value	0	Undefined	0	Undefined						

Sets the display position coordinates (WX,WY) of the LA0 layer window. The origin is the upper left point of the display screen.

Bit 11-0 LA0WX (LA0-layer Window Position X) Specifies the X coordinate.

Bit 27-16 LAOWY (LA0-layer Window Position Y)
Specifies the Y coordinate.

# LAOWS (LAO-layer Window Size)

4	Register address	DisplayBas	DisplayBaseAddress + 1A0C <sub>H</sub>										
	Bit No.	31 30 29 28	1;30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0										
	Bit field name	Reserved	LA0WH	Reserved	LA0WW								
Ţ	R/W	R0	RW	R0	RW								
	Initial value	0	Undefined	0	Undefined								

Sets the size of the LA0 layer window.

Bit 11-0 LA0WW (LA0-layer Window Width X) Specifies the width in units of pixels. Do not set 0.

Bit 27-16 LA0WY (LA0-layer Window Height Y) Specifies the height. Set value  $+\ 1$  is the height.

### LA1M (LA1-layer Mode)

	Register address	Di	DisplayBaseAddress + 1A1 <sub>H</sub>																															
	Bit No.	31	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
]	Bit field name	Reserve		LA1W				Reserve																										
	R/W	R0		RW				R0																										
	Initial value					0						U	nde	efin	ed											0								

Bit 23-16 LA1W (LA1-layer memory Width)

Sets the memory width (the stride) of the LA1 layer logical frame in units of 64 bytes.

# LA1DA (LA1-layer Display Address)

Register address	DisplayBaseAddr	DisplayBaseAddress + 1A14 <sub>H</sub>									
Bit No.	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0									
Bit field name	Reserve	LA1DA									
R/W	R0	RW									
Initial value	0	Undefined									

Sets the display origin address of LA1 layer.

# LA1WP (LA1-layer Window Position)

Register address	DisplayBas	DisplayBaseAddress + 1A18h							
Bit No.	31 30 29 28	$1\ 30\ 29\ 28\ 27\ 26\ 25\ 24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0$							
Bit field name	Reserved	LA1WY	Reserved	LA1WX					
R/W	R0	RW	R0	RW					
Initial value	0	Undefined	0	Undefined					

Sets the display position coordinates (WX,WY) of the LA1 layer window. The origin is the upper left point of the display screen.

Bit 11-0 LA1WX (LA1-layer Window Position X)
Specifies the X coordinate.

Bit 27-16 LA1WY (LA1-layer Window Position Y)
Specifies the Y coordinate.

# LA1WS (LA1-layer Window Size)

4	Register address	DisplayBas	DisplayBaseAddress + 1A1C <sub>H</sub>									
	Bit No.	31 30 29 28	27 26 25 24	27,26,25,24,23,22,21,20,19,18,17,16,15,14,13,12,11,10,9,8,7,6,5,4,3,5								
	Bit field name	Reserved		LA1WH		Reserved	LA1WW					
	R/W	R0		RW		R0	RW					
	Initial value	0		Undefined		0		Undefined				

Sets the size of the LA1 layer window.

Bit 11-0 LA1WW (LA1-layer Window Width X) Specifies the width in units of pixels. Do not set 0.

 $\begin{array}{ll} \mbox{Bit27-16} & \mbox{ LA1WY (LA1-layer Window Height Y)} \\ & \mbox{ Specifies the height. Set value + 1 is the height.} \end{array}$ 

#### LA2M (LA2-layer Mode)

Register address	DisplayBaseAddress + 1A20 <sub>H</sub>								
Bit No.	31 30 29 28 27 26 25 24	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 🖋 7 6 5 4 3 2 1 0							
Bit field name	Reserve	LA2W	Reserve						
R/W	R0	RW	R0						
Initial value	0	Undefined	0						

Bit 23-16 LA2W (LA2-layer memory Width)

Sets the memory width (the stride) of the LA2 layer logical frame in units of 64 bytes.

# LA2DA (LA2-layer Display Address)

Register address	DisplayBaseAddr	ress + 1A24 <sub>H</sub>
Bit No.	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Reserve	LA2DA
R/W	R0	RW
Initial value	0	Undefined

Sets the display origin address of LA2 layer.

# LA2WP (LA2-layer Window Position)

Register address	DisplayBas	DisplayBaseAddress + 1A28 <sub>H</sub>									
Bit No.	31 30 29 28	0 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0									
Bit field name	Reserved	LA2WY	Reserved	LA2WX							
R/W	R0	RW	R0	RW							
Initial value	0										

Sets the display position coordinates (WX,WY) of the LA2 layer window. The origin is the upper left point of the display screen.

Bit 11-0 LA2WX (LA2-layer Window Position X) Specifies the X coordinate.

Bit 27-16 LA2WY (LA2-layer Window Position Y)

Specifies the Y coordinate.

# LA2WS (LA2-layer Window Size)

4	Register address	DisplayBas	DisplayBaseAddress + 1A2C <sub>H</sub>										
	Bit No.	31 30 29 28	9 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0										
	Bit field name	Reserved		LA2WH			LA2WW						
Ţ	R/W	R0		RW			RW						
	Initial value	0		Undefined		0	Undefined						

Sets the size of the LA2 layer window.

Bit11-0 LA2WW (LA2-layer Window Width X)

Specifies the width in units of pixels. Do not set 0.

 $\begin{array}{ll} \mbox{Bit27-16} & \mbox{ LA2WY (LA2-layer Window Height Y)} \\ & \mbox{Specifies the height.} & \mbox{Set value + 1 is the height.} \end{array}$ 

#### LA3M (LA3-layer Mode)

Register address	DisplayBaseAddress +	DisplayBaseAddress + 1A30 <sub>H</sub>									
Bit No.	31 30 29 28 27 26 25 24	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0									
Bit field name	Reserve	LA3W	Reserve								
R/W	R0	RW	R0								
Initial value	0	Undefined	0								

Bit 23-16 LA3W (LA3-layer memory Width)

Sets the memory width (the stride) of the LA3 layer logical frame in units of 64 bytes.

# LA3DA (LA3-layer Display Address)

Register address	DisplayBaseAddr	ress + 1A34 <sub>H</sub>
Bit No.	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Reserve	LA3DA
R/W	R0	RW
Initial value	0	Undefined

Sets the display origin address of LA3 layer.

# LA3WP (LA3-layer Window Position)

Register address	DisplayBas	DisplayBaseAddress + 1A38 <sub>H</sub>									
Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0							
Bit field name	Reserved	LA3WY	Reserved	LA3WX							
R/W	R0	RW	R0	RW							
Initial value	0	Undefined	0	Undefined							

Sets the display position coordinates (WX,WY) of the LA3 layer window. The origin is the upper left point of the display screen.

Bit 11-0 LA3WX (LA3-layer Window Position X) Specifies the X coordinate.

Bit 27-16 LA3WY (LA3-layer Window Position Y)
Specifies the Y coordinate.

# LA3WS (LA3-layer Window Size)

4	Register address	DisplayBas	DisplayBaseAddress + 1A3C <sub>H</sub>									
	Bit No.	31 30 29 28	0 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 1 0									
	Bit field name	Reserved		LA3WH			LA3WW					
N	R/W	RW		R0			RW					
	Initial value	0		Undefined		0		Undefined				

Sets the size of the LA3 layer window.

Bit 11-0 LA3WW (LA3-layer Window Width X)

Specifies the width in units of pixels. Do not set 0.

Bit 27-16 LA3WY (LA3-layer Window Height Y) Specifies the height. Set value  $+\ 1$  is the height.

# CUTC (CUrsor Transparent Control)

Register address	Disp	DisplayBaseAddress + A0 <sub>H</sub>													
Bit No.	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
Bit field name		Reserved						CUZT		CUTC					
R/W		R0 RW RW													
Initial value		0 Undefined Undefined													

Bit7-0 CUTC (Cursor Transparent Code)

Specifies color data treated as transparent.

Bit8 CUZT (Cursor Zero Transparency)

Sets treatment of code 0.

0 Treats code 0 as transparent.

1 Does not treat code 0 as transparent.

# CPM (Cursor Priority Mode)

Register address	DisplayBas	DisplayBaseAddress + A2 <sub>H</sub>								
Bit No.	7	6	5	4	3	2	1	0		
Bit field name	Rese	erved	CEN1	CEN0	Rese	erved	CUO1	CUO0		
R/W	R0		RW	RW	$\mathbb{R}_{0}$		RW	RW		
Initial value	(	0	0	0		0	0	0		

Sets the priority of cursor display. Cursor 0 is displayed in preference to cursor 1.

Bit 0 CUO0 (Cursor Overlap 0)

Sets the display priority of cursor 0 and C layer (L0 layer).

O Performs screen superimposition, placing cursor 0 below L0 layer.

Performs screen superimposition, placing cursor 0 above L0 layer.

Bit 1 CUO1 (Cursor Overlap 1)

Sets the display priority of cursor 1 and L0 layer.

O Performs screen superimposition, placing cursor 1 below L0 layer.

Performs screen superimposition, placing cursor 1 above L0 layer.

Bit 4 CEN0 (Cursor Enable 0)

Sets display/non-display of cursor 0.

0 Does not display cursor 0.

1 Displays cursor 0.

Bit 5 CEN1 (Cursor Enable 1)

Sets display/non-display of cursor 1.

0 Does not display cursor 1.

1 Displays cursor 1.

# CUOA0 (Cursor-0 Origin Address)

Register address	DisplayBaseAddr	DisplayBaseAddress + A4 <sub>H</sub>									
Bit No.	31 30 29 28 27 26	0 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0									
Bit field name	Reserve	CUOA0									
R/W	R0	RW R0									
Initial value	0	Undefined	0000								

Sets the starting address of the cursor 0 pattern. Lower 4 bits are fixed to 0, and so 16-byte alignment is performed.

# CUP0 (Cursor-0 position)

Register address	DisplayBas	DisplayBaseAddress + A8 <sub>H</sub>									
Bit No.	31 30 29 28	27 26 25 24 23 22 21	20 19 18 17 16	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0				
Bit field name	Reserved	CUY	CUY0			CUX0					
R/W	R0	RW	R0	RW							
Initial value	0	Undefir	ied	0	Undefined						

Sets the display position coordinates (CUX0,CUY0) of cursor 0 in units of pixels. The coordinate reference point is the upper left point of the cursor pattern.

Bit 11-0 CUX0 (Cursor0 Position X) Specifies the X coordinate.

Bit 23-16 CUX0 (Cursor0 Position X)
Specifies the X coordinate.

# CUOA1 (Cursor-1 Origin Address)

Register address	DisplayBaseAddr	ress + Ach	
Bit No.	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
Bit field name	Reserve	CUOA1	
R/W	R0	RW	R0
Initial value	0	Undefined	0000

Sets the starting address of the cursor 1 pattern. Lower 4 bits are fixed to 0, and so 16-byte alignment is performed.

# CUP1 (Cursor-1 position)

Register address	DisplayBas	$seAddress + B0_H$		
Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Reserved	CUY1	Reserved	CUX1
R/W	R0	RW	R0	RW
Initial value	0	Undefined	0	Undefined

Sets the display position coordinates (CUX1,CUY1) of cursor 1 in units of pixels. The coordinate reference point is the upper left point of the cursor pattern.

Bit 11-0 CUX1 (Cursor1 Position X) Specifies the X coordinate.

Bit 23-16 CUX1 (Cursor1 Position X)
Specifies the X coordinate.

# DLS (Display Layer Select)

Register address	Dis	DisplayBaseAddress + 180 <sub>H</sub>																										
Bit No.	31 3	0 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																										
Bit field name	D	LS	7		DLS6			DLS5				Dl	LS4			DΙ	$S_3$	Г	LS	2		DL	S1		DS	L0		
R/W	]	RW			RV	V			R	W			R	W			R	W		RW	r		R	W		R	W	
Initial value	C	111			011	10			01	01			0	00			00	11	 (	01	О		00	01		00	00	

Defines the layer superimposition order.

Bit 3-0	DLS0 (I	Display Layer Select 0)
	Selects t	the top layer.
	0000	L0 layer
	0001	L1 layer
	:	:
	0111	L7 layer
	1000	Reserved.
	:	
	1110	Reserved.
	1111	Non-selection
Bit 7-4	DLS1 (I	Display Layer Select 1)
		the second layer. The content of this field is the same as DSL0.
Bit 11-8	DLS2 (I	Display Layer Select 2)
	Selects t	the third layer. The content of this field is the same as DSL0.
Bit 15-12	DLS3 (I	Display Layer Select 3)
	Selects t	the forth layer. The content of this field is the same as DSL0.
Bit 19-16	DLS4 (I	Display Layer Select 4)
		the fifth layer. The content of this field is the same as DSL0.
Bit 23-20	DLS5 (I	Display Layer Select 5)
	Selects t	the sixth layer. The content of this field is the same as DSL0.
Bit 27-24	DLS6 (I	Display Layer Select 6)
	Selects t	the seventh layer. The content of this field is the same as DSL0.
Bit 31-28	DLS7 (I	Display Layer Select 7)
	Selects t	the bottom layer. The content of this field is the same as DSL0.

DLS6 and DLS7 are forcibly regarded as not being selected (0) under the following conditions: Both L6EN and L7EN of the DCM1 register are 0.

This processing is for ensuring compatibility during operation of L6 layer. In general, the L6 layer display program for existing products specifies 0 for the field corresponding to DLS6/DLS7. To disable this setting, such a processing is performed.

#### MDC (Multi Display Control)

Register address	Disp	DisplayBaseAddress + 170 <sub>H</sub>																					
Bit No.	31	30 29	0 29 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1															0					
Bit field name	MDen	reserve			SC1	Xeı	n	SC	0Xe	n			SC	len					SC	0en			
R/W	RW	R0			RW			F	RW				R	W					R	W			
Initial value	0	0			Undefined			Und	efin	ed		U	nde	fine	d			U	nde	fin	ed		

Bit 0 SC0en0 (screen 0 enable 0)

0: L0 is not included in screen 0.

1: L0 is included in screen 0.

Bit 1 SC0en1 (screen 0 enable 1)

0: L1 is not included in screen 0.

1: L1 is included in screen 0.

>

Bit 5 SC0en5 (screen 0 enable 5)

0: L5 is not included in screen 0.

1: L5 is included in screen 0.

Bit 6 SC0en6 (screen 0 enable 6)

0: Cursor 0 is not included in screen 0.

1: Cursor 0 is included in screen 0.

Bit 7 SC0en7 (screen 0 enable 7)

0: Cursor 1 is not included in screen 0.

1: Cursor 1 is included in screen 0.

Bit 8 SC1en0 (screen 1 enable 0)

0: L0 is not included in screen 1.

1: L0 is included in screen 1.

Bit 9 SC1en1 (screen 1 enable 1)

0: L1 is not included in screen 1.

1: L1 is included in screen 1.

ζ

Bit 13 SC1en5 (screen 1 enable 5)

0: L5 is not included in screen 1.

1: L5 is included in screen 1.

Bit 14 SC1en6 (screen 1 enable 6)

0: Cursor 0 is not included in screen 1.

1: Cursor 0 is included in screen 1.

Bit 15 SC1en7 (screen 1 enable 7)

0: Cursor 1 is not included in screen 1.

1: Cursor 1 is included in screen 1.

Bit 16 SC0Xen0 (screen 0 extend enable 0)

0: L6 is not included in screen 0.

1: L6 is included in screen 0.

Bit 17 SC0Xen1 (screen 0 extend enable 1)

0: L7 is not included in screen 0.

1: L7 is included in screen 0.

Bit 20 SC1Xen0 (screen 1 extend enable 0)

0: L6 is not included in screen 1.

1: L6 is included in screen 1.

Bit 21 SC1Xen1 (screen 1 extend enable 1)

0: L7 is not included in screen 1.

1: L7 is included in screen 1.

Bit 31 MDen (multi display enable)

Enables dual (multi) display mode.

0: Single display mode

1: Dual display mode

# DBGC (Display Background Color)

Register address	DisplayBaseAddres	s + 184 <sub>H</sub>														
Bit No.	31 30 29 25 24															
Bit field name	Reserve	DBGR	DBGG	DBGB												
R/W	R0	RW	RW	RW												
Initial value		0	0	0												

Specifies a color displayed for an area other than the display area in the screen for each layer.

Bit 7-0 DBGB (Display Background Blue)

Specifies the blue level background color.

Bit 15-8 DBGG (Display Background Green)

Specifies the green level background color.

Bit 23-16 DBGR(Display Background Red)

Specifies the red level background color.

#### LOBLD (LO Blend)

Register address	Displa	yBaseAdd:	ress +	В4н							
Bit No.	31 30	18 17	16	15	14	13	12	11 10	9	8	7 6 5 4 3 2 1 0
Bit field name	Re	eserve	LOBE	Lobs	Lobi	L0BP	LOID	L0AL	L0AS	resv	L0BR
R/W		R0	RW	RW	RW	RW	RW	RW	RW	R0	RW
Initial value		0	0	0	0	0	0	0	0	0	0

Specifies the blend parameters of L0 layer. This register corresponds to BRATIO/BMODE for existing products.

Bit 7-0 LOBR (LO-layer Blend Ratio)

Sets the blend ratio. Basically, set value/256 is the blend ratio.

Bit 9 LOAS (L0-layer Alpha Select)

elects an alpha layer. This selection bit is common to all layers. When L0AS=1, the LnAS bit for other layers is also regarded as 1.

- 0 Treats L5 layer as the alpha layer.
- 1 Treats LA0 to LA3 layers as the alpha layers.
- Bit 11-10 LOAL (LO-layer Alpha Layer)

Selects an alpha dedicated layer.

- 00 Treats LA0 as the alpha layer.
- 01 Treats LA1 as the alpha layer.
- 10 Treats LA2 as the alpha layer.
- 11 Treats LA3 as the alpha layer.
- Bit 12 LOID (L0-layer Ignore Data)

Specifies whether or not the A field of display data affects.

- Only performs blend when the A field of display data is 1.
- 1 Ignores the A field of display data.
- Bit 13 LOBP (LO-layer Blend Plane)

Selects whether a constant value or an alpha layer is used as the blend ratio.

- 0 Uses the LOBR value as the blend ratio.
- 1 Uses the pixel of L5 layer or of LA0 to LA3 layers as the blend ratio.
- Bit 14 L0BI (L0-layer Blend Increment)

Selects whether or not 1/256 is added when the blend ratio is not 0.

- 0 Does not add 1/256.
- 1 Adds 1/256.
- Bit 15 LOBS (L0-layer Brend Select)

Selects a blend operation formula.

- 0 Upper image  $\times$  blend ratio + lower image  $\times$  (1 blend ratio)
- 1 Upper image  $\times$  (1 blend ratio) + lower image  $\times$  blend ratio
- Bit 16 LOBE (LO-layer Blend Enable)

Enables blend

- 0 Performs superimposition that uses transparent color.
- 1 Performs superimposition that uses blend.

When performing blend, L0BE must specify blend mode and also the A field of L0 layer display data must be 1. When L0ID=0, the A field of L0 layer display data is ignored.

#### L1BLD (L1 Blend)

Register address	DisplayI	BaseAddı	ress +	188н												
Bit No.	31 30	18 17	16	15	14	13	12	11 10	9	8	7 6	5	4	3	2 1	0
Bit field name	Res	erve	L1BE	L1BS	L1BI	L1BP	L1ID	L1AF	L1AS	resv			L1	BR		
R/W	R	20	RW	RW	RW	RW	RW	RW	RW	R0			R	W		
Initial value	(	)	0	0	0	0	0	0	0	0			0			

Specifies the blend parameters of L1 layer.

Bit 7-0 L1BR (L1-layer Blend Ratio)

Sets the blend ratio. Basically, set value/256 is the blend ratio.

Bit 9 LOAS (LO-layer Alpha Select)

Selects an alpha layer. This selection bit is common to all layers. When L0AS=1, the L1AS bit is also regarded as 1.

- 0 Treats L5 layer as the alpha layer.
- 1 Treats LA0 to LA3 layers as the alpha layers.
- Bit 11-10 L1AL (L1-layer Alpha Layer)

Selects an alpha dedicated layer.

- 00 Treats LA0 as the alpha layer.
- 01 Treats LA1 as the alpha layer.
- 10 Treats LA2 as the alpha layer.
- 11 Treats LA3 as the alpha layer.
- Bit 12 L1ID (L1-layer Ignore Data)

Specifies whether or not the A field of display data affects.

- Only performs blend when the A field of display data is 1.
- 1 Ignores the A field of display data.
- Bit 13 L1BP (L1-layer Blend Plane)

Selects whether a constant value or an alpha layer is used as the blend ratio.

- 0 Uses the L1BR value as the blend ratio.
- 1 Uses the pixel of L5 layer or of LA0 to LA3 layers as the blend ratio.
- Bit 14 L1BI (L1-layer Blend Increment)

Selects whether or not 1/256 is added when the blend ratio is not 0.

- 0 Does not add 1/256.
  - 1 Adds 1/256.
- Bit 15 L1BS (L1-layer Brend Select)

Selects a blend operation formula.

- 0 Upper image  $\times$  blend ratio + lower image  $\times$  (1 blend ratio)
- $1 \qquad \text{Upper image} \times (1 \text{blend ratio}) + \text{lower image} \times \text{blend ratio}$
- Bit 16 L1BE (L1-layer Blend Enable)

Enables blend

- 0 Performs superimposition that uses transparent color.
- 1 Performs superimposition that uses blend.

When performing blend, L1BE must specify blend mode and also the A field of L1 layer display data must be 1. When L1ID=0, the A field of L1 layer display data is ignored.

#### L2BLD (L2 Blend)

Register address	Dia	$\operatorname{spl}$	ayI	Bas	вeA	ddı	ress +	18Сн															
Bit No.	31	30			18	17	16	15	14	13	12	11 1	10	9	8	7	6	5	4	3	2	1	0
Bit field name	Reserve						L2BE	L2BS	L2BI	L2BP	L2ID	L2A	ΥF	L2AS	resv				L2	BB	t		
R/W	R0						RW	RW	RW	RW	RW	RV	V	RW	R0	RW							
Initial value	0						0	0	0	0	0	0		0	0				(	)			

Specifies the blend parameters of L2 layer.

Bit 7-0 L2BR (L2-layer Blend Ratio)

Sets the blend ratio. Basically, set value/256 is the blend ratio.

Bit9 L2AS (L2-layer Alpha Select)

Selects an alpha layer. This selection bit is common to all layers. When L0AS=1, the L2AS bit is also regarded as 1.

- 0 Treats L5 layer as the alpha layer.
- 1 Treats LA0 to LA3 layers as the alpha layers.

#### Bit 11-10 L2AL (L2-layer Alpha Layer)

Selects an alpha dedicated layer.

- 00 Treats LA0 as the alpha layer.
- 01 Treats LA1 as the alpha layer.
- 10 Treats LA2 as the alpha layer.
- 11 Treats LA3 as the alpha layer.

#### Bit 12 L2ID (L2-layer Ignore Data)

Specifies whether or not the A field of display data affects.

- Only performs blend when the A field of display data is 1.
- 1 Ignores the A field of display data.

#### Bit 13 L2BP (L2-layer Blend Plane)

Selects whether a constant value or an alpha layer is used as the blend ratio.

- 0 Uses the L2BR value as the blend ratio.
- 1 Uses the pixel of L5 layer or of LA0 to LA3 layers as the blend ratio.

# Bit 14 L2BI (L2-layer Blend Increment)

Selects whether or not 1/256 is added when the blend ratio is not 0.

- 0 Does not add 1/256.
- 1 Adds 1/256.

### Bit 15 L2BS (L2-layer Brend Select)

Selects a blend operation formula.

- 0 Upper image  $\times$  blend ratio + lower image  $\times$  (1 blend ratio)
- $1 \qquad \text{Upper image} \times (1 \text{blend ratio}) + \text{lower image} \times \text{blend ratio}$

#### Bit 16 L2BE (L2-layer Blend Enable)

Enables blend.

- 0 Performs superimposition that uses transparent color.
- 1 Performs superimposition that uses blend.

When performing blend, L2BE must specify blend mode and also the A field of L2 layer display data must be 1. When L2ID=0, the A field of L2 layer display data is ignored.

#### L3BLD (L3 Blend)

Register address	Disp	layBa	aseA	ddı	ress +	190н														
Bit No.	31 30		18	17	16	15	14	13	12	11 10	9	8	7	6	5	4	3	2	1	0
Bit field name		Rese	rve		L3BE	L3BS	L3BI	L3BP	L3ID	L3AF	L3AS	resv				L	BBR	t		
R/W		R0	)		RW	RW	RW	RW	RW	RW	RW	RO				F	RW			
Initial value	0				0	0	0	0	0	0	0	0				(	)			

Specifies the blend parameters of L3 layer.

Bit 7-0 L3BR (L3-layer Blend Ratio)

Sets the blend ratio. Basically, set value/256 is the blend ratio.

Bit 9 L3AS (L3-layer Alpha Select)

Selects an alpha layer. This selection bit is common to all layers. When L0AS=1, the L3AS bit is also regarded as 1.

- 0 Treats L5 layer as the alpha layer.
- 1 Treats LA0 to LA3 layers as the alpha layers.
- Bit 11-10 L3AL (L3-layer Alpha Layer)

Selects an alpha dedicated layer.

- 00 Treats LA0 as the alpha layer
- 01 Treats LA1 as the alpha layer.
- 10 Treats LA2 as the alpha layer.
- 11 Treats LA3 as the alpha layer.
- Bit 12 L3ID (L3-layer Ignore Data)

Specifies whether or not the A field of display data affects.

- Only performs blend when the A field of display data is 1.
- 1 Ignores the A field of display data.
- Bit 13 L3BP (L3-layer Blend Plane)

Selects whether a constant value or an alpha layer is used as the blend ratio.

- 0 Uses the L3BR value as the blend ratio.
- 1 Uses the pixel of L5 layer or of LA0 to LA3 layers as the blend ratio.
- Bit14 L3BI (L3-layer Blend Increment)

Selects whether or not 1/256 is added when the blend ratio is not 0.

- 0 Does not add 1/256.
- 1 Adds 1/256.
- Bit 15 L3BS (L3-layer Brend Select)

Selects a blend operation formula.

- 0 Upper image  $\times$  blend ratio + lower image  $\times$  (1 blend ratio)
- $1 \qquad \text{Upper image} \times (1 \text{blend ratio}) + \text{lower image} \times \text{blend ratio}$
- Bit 16 L3BE (L3-layer Blend Enable)

Enables blend.

- 0 Performs superimposition that uses transparent color
- 1 Performs superimposition that uses blend.

When performing blend, L3BE must specify blend mode and also the A field of L3 layer display data must be 1. When L3ID=0, the A field of L3 layer display data is ignored.

#### L4BLD (L4 Blend)

Register address	Disp	olay	Bas	seA	ddı	ess+	194н													
Bit No.	31 30														0					
Bit field name		Res	serv	7e		L4BE	L4BS	L4BI	L4BP	L4ID	L4A	F L4AS	resv			L	1BF	ļ		
R/W		]	R0			RW	RW	RW	RW	RW	RW	RW	RO			F	RW			
Initial value			0			0	0	0	0	0	0	0	0			(	)		-	

Specifies the blend parameters of L4 layer.

Bit 7-0 L4BR (L4-layer Blend Ratio)

Sets the blend ratio. Basically, set value/256 is the blend ratio.

Bit 9 L4AS (L4-layer Alpha Select)

Selects an alpha layer. This selection bit is common to all layers. When L0AS=1, the L4AS bit is also regarded as 1.

- 0 Treats L5 layer as the alpha layer.
- 1 Treats LA0 to LA3 layers as the alpha layers.
- Bit 11-10 L4AL (L4-layer Alpha Layer)

Selects an alpha dedicated layer.

- 00 Treats LA0 as the alpha layer.
- 01 Treats LA1 as the alpha layer.
- 10 Treats LA2 as the alpha layer.
- 11 Treats LA3 as the alpha layer.
- Bit 12 L4ID (L4-layer Ignore Data)

Specifies whether or not the A field of display data affects.

- Only performs blend when the A field of display data is 1.
- 1 Ignores the A field of display data.
- Bit 13 L4BP (L4-layer Blend Plane)

Selects whether a constant value or an alpha layer is used as the blend ratio.

- 0 Uses the L4BR value as the blend ratio.
- 1 Uses the pixel of L5 layer or of LA0 to LA3 layers as the blend ratio.
- Bit 14 L4BI (L4-layer Blend Increment)

Selects whether or not 1/256 is added when the blend ratio is not 0.

- 0 Does not add 1/256.
  - 1 Adds 1/256
- Bit 15 L4BS (L4-layer Brend Select)

Selects a blend operation formula.

- 0 Upper image  $\times$  blend ratio + lower image  $\times$  (1 blend ratio)
- $1 \qquad \text{Upper image} \times (1 \text{blend ratio}) + \text{lower image} \times \text{blend ratio}$
- Bit 16 L4BE (L4-layer Blend Enable)

Enables blend.

- 0 Performs superimposition that uses transparent color
- 1 Performs superimposition that uses blend.

When performing blend, L4BE must specify blend mode and also the A field of L4 layer display data must be 1. When L4ID=0, the A field of L4 layer display data is ignored.

#### L5BLD (L5 Blend)

Register address	Display	Bas	seA	ddr	ress +	198н															
Bit No.	31 30																0				
Bit field name	Re	serv	re		L5BE	L5BS	L5BI	L5BP	L5ID	L5A	ΑF	L5AS	resv				L	5BF	t		
R/W		R0			RW	RW	RW	RW	RW	RV	V	RW	R0				F	RW			
Initial value		0			0	0	0	0	0	0		0	0				(	0			

Specifies the blend parameters of L5 layer.

Bit 7-0 L5BR (L5-layer Blend Ratio)

Sets the blend ratio. Basically, set value/256 is the blend ratio.

Bit 9 L5AS (L5-layer Alpha Select)

Selects an alpha layer. This selection bit is common to all layers. When L0AS=1, the L5AS bit is also regarded as 1.

- 0 Treats L5 layer as the alpha layer.
- 1 Treats LA0 to LA3 layers as the alpha layers.
- Bit 11-10 L5AL (L5-layer Alpha Layer)

Selects an alpha dedicated layer.

- 00 Treats LA0 as the alpha layer.
- 01 Treats LA1 as the alpha layer.
- 10 Treats LA2 as the alpha layer.
- 11 Treats LA3 as the alpha layer.
- Bit 12 L5ID (L5-layer Ignore Data)

Specifies whether or not the A field of display data affects.

- Only performs blend when the A field of display data is 1.
- 1 Ignores the A field of display data.
- Bit 13 L5BP (L5-layer Blend Plane)

Selects whether a constant value or an alpha layer is used as the blend ratio.

- 0 Uses the L5BR value as the blend ratio.
- 1 Uses the pixel of LA0 to LA3 layers as the blend ratio.
- Bit 14 L5BI (L5-layer Blend Increment)

Selects whether or not 1/256 is added when the blend ratio is not 0.

- 0 Does not add 1/256.
- 1 Adds 1/256.
- Bit 15 L5BS (L5-layer Brend Select)

Selects a blend operation formula.

- 0 Upper image  $\times$  blend ratio + lower image  $\times$  (1 blend ratio)
- $1 \qquad \text{Upper image} \times (1 \text{blend ratio}) + \text{lower image} \times \text{blend ratio}$
- Bit 16 L5BE (L5-layer Blend Enable)

Enables blend.

- 0 Performs superimposition that uses transparent color.
- 1 Performs superimposition that uses blend.

When performing blend, L5BE must specify blend mode and also the A field of L5 layer display data must be 1. When L5ID=0, the A field of L5 layer display data is ignored.

#### L6BLD (L6 Blend)

Register address	Disp	lay	Bas	seA	ddr	ress +	1990н														
Bit No.	31 30																0				
Bit field name		Res	erv	7e		L6BE	L6BS	L6BI	L6BP	L6ID	L6	AF	L6AS	resv			L	BBR	ļ		
R/W		I	R0			RW	RW	RW	RW	RW	R	W	RW	RO			F	RW			
Initial value			0			0	0	0	0	0	(	)	0	0			(	)			

Specifies the blend parameters of L6 layer.

Bit 7-0 L6BR (L6-layer Blend Ratio)

Sets the blend ratio. Basically, set value/256 is the blend ratio.

Bit 9 L6AS (L6-layer Alpha Select)

Selects an alpha layer. This selection bit is common to all layers. When L0AS=1, the L6AS bit is also regarded as 1.

- 0 Treats L5 layer as the alpha layer.
- 1 Treats LA0 to LA3 layers as the alpha layers.

#### Bit 11-10 L6AL (L6-layer Alpha Layer)

Selects an alpha dedicated layer.

- 00 Treats LA0 as the alpha layer.
- 01 Treats LA1 as the alpha layer.
- 10 Treats LA2 as the alpha layer.
- 11 Treats LA3 as the alpha layer.

#### Bit 12 L6ID (L6-layer Ignore Data)

Specifies whether or not the A field of display data affects.

- Only performs blend when the A field of display data is 1.
- 1 Ignores the A field of display data.

#### Bit13 L6BP (L6-layer Blend Plane)

Selects whether a constant value or an alpha layer is used as the blend ratio.

- 0 Uses the L5BR value as the blend ratio.
- 1 Uses the pixel of L5 layer or of LA0 to LA3 layers as the blend ratio.

#### Bit 14 L6BI (L6-layer Blend Increment)

Selects whether or not 1/256 is added when the blend ratio is not 0.

- 0 Does not add 1/256.
- 1 Adds 1/256.

## Bit 15 L6BS(L6-layer Brend Select)

Selects a blend operation formula.

- 0 Upper image  $\times$  blend ratio + lower image  $\times$  (1 blend ratio)
- $1 \qquad \text{Upper image} \times (1 \text{blend ratio}) + \text{lower image} \times \text{blend ratio}$

### Bit 16 L6BE (L6-layer Blend Enable)

Enables blend.

- 0 Performs superimposition that uses transparent color.
- 1 Performs superimposition that uses blend.

When performing blend, L6BE must specify blend mode and also the A field of L6 layer display data must be 1. When L6ID=0, the A field of L6 layer display data is ignored.

#### L7BLD (L7 Blend)

Register address	Displa	ayBas	seAd	ldr	ess+	1994н															
Bit No.	31 30		18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name	R	leserv	vе		L7BE	L7BS	L7BI	L7BP	L7ID	L7A	ιF	L7AS	resv				L7	BR	,		
R/W		R0			RW	RW	RW	RW	RW	RV	V	RW	R0				R	W			
Initial value		0			0	0	0	0	0	0		0	0				(	)			

Specifies the blend parameters of L7 layer.

Bit 7-0 L7BR (L7-layer Blend Ratio)

Sets the blend ratio. Basically, set value/256 is the blend ratio.

Bit 9 L7AS (L7-layer Alpha Select)

Selects an alpha layer. This selection bit is common to all layers. When L0AS=1, the L7AS bit is also regarded as 1.

- 0 Treats L5 layer as the alpha layer.
- 1 Treats LA0 to LA3 layers as the alpha layers.
- Bit 11-10 L7AL (L7-layer Alpha Layer)

Selects an alpha dedicated layer.

- 00 Treats LA0 as the alpha layer.
- 01 Treats LA1 as the alpha layer.
- 10 Treats LA2 as the alpha layer.
- 11 Treats LA3 as the alpha layer.
- Bit 12 L7ID (L7-layer Ignore Data)

Specifies whether or not the A field of display data affects.

- Only performs blend when the A field of display data is 1.
- 1 Ignores the A field of display data.
- Bit 13 L7BP (L7-layer Blend Plane)

Selects whether a constant value or an alpha layer is used as the blend ratio.

- 0 Uses the L5BR value as the blend ratio.
- 1 Uses the pixel of L5 layer or of LA0 to LA3 layers as the blend ratio.
- Bit 14 L7BI (L7-layer Blend Increment)

Selects whether or not 1/256 is added when the blend ratio is not 0.

- 0 Does not add 1/256.
- 1 Adds 1/256.
- Bit 15 L7BS (L7-layer Brend Select)

Selects a blend operation formula.

- 0 Upper image  $\times$  blend ratio + lower image  $\times$  (1 blend ratio)
- $1 \qquad \text{Upper image} \times (1 \text{blend ratio}) + \text{lower image} \times \text{blend ratio}$
- Bit 16 L7BE (L7-layer Blend Enable)

Enables blend.

- 0 Performs superimposition that uses transparent color.
- 1 Performs superimposition that uses blend.

When performing blend, L7BE must specify blend mode and also the A field of L7 layer display data must be 1. When L7ID=0, the A field of L7 layer display data is ignored.

## LOTC (LO-layer Transparency Control)

Register address	Disp	layBas	seAddr	·ess + ]	ВСн											
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name	L0ZT								LOTC							
R/W	RW								RW							
Initial value	0								0							

Sets the L0 layer transparent color. In blend mode also, the color set by this register is displayed as transparent. When L0TC=0 and L0ZT=0, color 0 is displayed as black (opaque). This register corresponds to the CTC register for traditional products.

Bit 14-0 LOTC (L0-layer Transparent Color)

Sets the color value (code) displayed as transparent color for L0 layer. For index color mode (8 bits/pixel), bits 7 to 0 are used.

Bit 15 LOZT (LO-layer Zero Transparency)

Sets treatment of color value (code) 0 for C layer.

- 0 Does not treat code 0 as transparent.
- 1 Treats code 0 as transparent.

## L2TC (L2-layer Transparency Control)

Register address	Disp	layBas	seAddı	ress + (	СОн	<b>*</b>				Ŧ						
Bit No.	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Bit field name	L2ZT								L2TC							
R/W	RW								RW							
Initial value	0	_		_ <b></b>			Ŧ		0							

Sets the L2 layer transparent color. When L2TC=0 and L2ZT=0, color 0 is displayed as black (opaque). This register corresponds to the MLTC register for traditional products

Bit 30-16 L2TC (L2-layer Transparent Color)

Sets the color value (code) displayed as transparent color for L2 layer. For index color mode (8 bits/pixel), bits 7 to 0 are used.

Bit 31 L2ZT (L2-layer Zero Transparency)

Sets treatment of color value (code) 0 for L2 layer.

- O Does not treat code 0 as transparent.
- 1 Treats code 0 as transparent.

## L3TC (L3-layer Transparency Control)

Register address	Disp	layBas	seAddr	ess + (	СОн											
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name	L3ZT								L3TC							
R/W	RW								RW							
Initial value	0								0							

Sets the L3 layer transparent color. When L3TC=0 and L3ZT=0, color 0 is displayed as black (opaque). This register corresponds to the MRTC register for traditional products.

Bit 14-0 L3TC (L3-layer Transparent Color)

Sets the color value (code) displayed as transparent color for L3 layer. For index color mode (8 bits/pixel), bits 7 to 0 are used.

Bit 15 L3ZT (L3-layer Zero Transparency)

Sets treatment of color value (code) 0 for L3 layer.

0 Does not treat code 0 as transparent.

1 Treats code 0 as transparent.

## LOETC (LO-layer Extend Transparency Control)

Register address	Disp	layBaseAddress	s + 1A0 <sub>H</sub>
Bit No.	31	30 29 28 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	LOEZT	Reserve	LOTEC
R/W	RW	R0	RW
Initial value	0		0

Sets the L0 layer transparent color. 24 bits/pixel transparent color is set using this register. Lower 15 bits are physically the same as L0TC. Also, L0EZT is physically the same as L0ZT.

When L0ETC=0 and L0EZT=0, color 0 is displayed as black (opaque).

Bit 23-0 L0ETC (L0-layer Extend Transparent Color)

Sets the color value (code) displayed as transparent color for L0 layer. For index color mode (8 bits/pixel), bits 7 to 0 are used.

Bit 31 L0EZT (L0-layer Extend Zero Transparency)

Sets treatment of color value (code) 0 for L0 layer.

- 0 Does not treat code 0 as transparent.
- 1 Treats code 0 as transparent.

## L1ETC (L1-layer Extend Transparency Control)

Register address	Disp	layl	Bas	еA	ddr	ess	; +	1A4	$l_{\mathrm{H}}$																					
Bit No.	31	30	29	28		24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	 3 2	2	1	0
Bit field name	L1EZT		Re	ser	ve												]	L17	ſΕC	)										
R/W	RW			R0														R	W											
Initial value	0																	(	)											

Sets the L1 layer transparent color. When L1ETC=0 and L1EZT=0, color 0 is displayed as black (opaque). For YCbCr display, whether or not color data is transparent is not determined, being always processed as opaque.

Bit 23-0 L1ETC (L1-layer Extend Transparent Color)

Sets the color value (code) displayed as transparent color for L1 layer. For index color mode (8 bits/pixel), bits 7 to 0 are used.

Bit 31 L1EZT (L1-layer Extend Zero Transparency)

Sets treatment of color value (code) 0 for L1 layer.

0 Does not treat code 0 as transparent.

1 Treats code 0 as transparent.

## L2ETC (L2-layer Extend Transparency Control)

Register address	Disp	layBaseAddress	s + 1A8 <sub>H</sub>
Bit No.	31	30 29 28 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	L2EZT	Reserve	L2TEC
R/W	RW	R0	RW
Initial value	0		0

Sets the L2 layer transparent color. 24 bits/pixel transparent color is set using this register. Lower 15 bits are physically the same as L2TC. Also, L2EZT is physically the same as L2TT.

When L2ETC=0 and L2EZT=0, color 0 is displayed as black (opaque).

Bit 23-0 L2ETC (L2-layer Extend Transparent Color)

Sets the color value (code) displayed as transparent color for L2 layer. For index color mode (8 bits/pixel), bits 7 to 0 are used.

Bit 31 L2EZT (L2-layer Extend Zero Transparency)

Sets treatment of color value (code) 0 for L2 layer.

- O Does not treat code 0 as transparent.
- 1 Treats code 0 as transparent.

## L3ETC (L3-layer Extend Transparency Control)

Register address	Disp	layE	3as	eА	ddr	ess	; +	1Ac	СН																						
Bit No.	31	30	29	28		24	23	22	21	2	0 1	9 1	8	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name	L3EZT		Re	ser	ve													]	L3′.	ГЕС	7										
R/W	RW			R0															R	W											
Initial value	0																		(	0											

Sets the L3 layer transparent color. 24 bits/pixel transparent color is set using this register. Lower 15 bits are physically the same as L3TC. Also, L3EZT is physically the same as L3ZT.

When L3ETC=0 and L3EZT=0, color 0 is displayed as black (opaque).

Bit 23-0 L3ETC (L3-layer Extend Transparent Color)

Sets the color value (code) displayed as transparent color for L3 layer. For index color mode (8

bits/pixel), bits 7 to 0 are used.

Bit 31 L3EZT (L3-layer Extend Zero Transparency)

Sets treatment of color value (code) 0 for L3 layer.

Does not treat code 0 as transparent.

1 Treats code 0 as transparent.

## L4ETC (L4-layer Extend Transparency Control)

Register address	Disp	layBa	ıseAd	dress	s + 1B0	Эн																			
Bit No.	31	30 29	9 28 -	24	23 22	21	20 19	9 18	17	16	15 1	4 1	3 1	2 1	1 1	0 8	8	7	6	5	4	3	2	1	0
Bit field name	L4EZT	R	eserv	е			7			Á			L4	4E7	ГС										
R/W	RW		R0										]	RW	7										
Initial value	0	À				7								0											

Sets the L4 layer transparent color. When L4ETC=0 and L4EZT=0, color 0 is displayed as black (opaque).

Bit 23-0 L4ETC (L4-layer Extend Transparent Color)

> Sets the color value (code) displayed as transparent color for L4 layer. For index color mode (8 bits/pixel), bits 7 to 0 are used.

Bit 31 L4EZT (L4-layer Extend Zero Transparency)

Sets treatment of color value (code) 0 for L4 layer.

- 0 Does not treat code 0 as transparent.
- Treats code 0 as transparent. 1

## L5ETC (L5-layer Extend Transparency Control)

Register address	Disp	layl	Bas	еA	ddr	ess	ş +	1B4	$1_{ m H}$																						
Bit No.	31	30	29	28		24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	4	3	2	1	0
Bit field name	L5EZT		Re	ser	ve												]	L5I	ЕΤС	)											
R/W	RW			R0														R	W												
Initial value	0																	(	)												

Sets the L5 layer transparent color. When L5ETC=0 and L5EZT=0, color 0 is displayed as black (opaque).

Bit 23-0 L5ETC (L5-layer Extend Transparent Color)

Sets the color value (code) displayed as transparent color for L5 layer. For index color mode (8 bits/pixel), bits 7 to 0 are used.

Bit 31 L5EZT (L5-layer Extend Zero Transparency)

Sets treatment of color value (code) 0 for L5 layer.

0 Does not treat code 0 as transparent.

1 Treats code 0 as transparent.

## L6ETC (L6-layer Extend Transparency Control)

Register address	Disp	layBaseAddress	s + 1998 <sub>H</sub>
Bit No.	31	30 29 28 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	L6 EZT	Reserve	L67ETC
R/W	RW	R0	RW
Initial value	0		0

Sets the L6 layer transparent color. When L6ETC=0 and L6EZT=0, color 0 is displayed as black (opaque).

Bit 23-0 L6ETC (L6-layer Extend Transparent Color)

Sets the color value (code) displayed as transparent color for L5 layer. For index color mode (8 bits/pixel), bits 7 to 0 are used.

Bit 31 \_\_\_\_ L6EZT (L6-layer Extend Zero Transparency)

Sets treatment of color value (code) 0 for L6 layer.

- 0 Does not treat code 0 as transparent.
- 1 Treats code 0 as transparent.

## L7ETC (L7-layer Extend Transparency Control)

Register address	Disp	layBaseAddress	s + 199C <sub>H</sub>
Bit No.	31	30 29 28 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	L7 EZT	Reserve	L7ETC
R/W	RW	R0	RW
Initial value	0		0

Sets the L7 layer transparent color. When L7ETC=0 and L7EZT=0, color 0 is displayed as black (opaque).

Bit 23-0 L7ETC (L7-layer Extend Transparent Color)

Sets the color value (code) displayed as transparent color for L7 layer. For index color mode (8 bits/pixel), bits 7 to 0 are used.

Bit 31 L7EZT (L5-layer Extend Zero Transparency)

Sets treatment of color value (code) 0 for L7 layer.

- 0 Does not treat code 0 as transparent.
- 1 Treats code 0 as transparent.

## CKC (Chroma Key Control)

Register address	DisplayBaseAddress + B 8 <sub>H</sub>			
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17	16	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Reserved	KC	KYEN	KYC
R/W	RO	R W	R W	RW
Initial value	0	0	0	Undefined

Bit 14-0 KYC (Key Color)

Sets the key color used to perform chroma-key processing. When index color mode (8 bits/pixel) is established and chroma-key mode is set to C layer color, bits 7 to 0 are used.

Bit 15 KYEN (chroma-Key Enable)

Sets whether or not to perform chroma-key processing.

- O Performs no chroma-key processing (the GV pin always outputs H).
- 1 Performs chroma-key processing.
- Bit 16 KCS (Key Color Select)

Selects whether display color or C layer color is used as the key color used to perform chroma-key processing.

- 0 Uses display color as the key color.
- 1 Uses C layer color as the key color.

## L0PAL0-255 (L0-layer Palette 0-255)

Register address	Dis	splayBaseAddress + 40	OO <sub>H</sub> DisplayBase.	Addre	ss + 7FF <sub>H</sub>			
Bit No.	31	30 29 28 27 26 25 24	23 22 21 20 19 18	17 16	15 14 13 12 11 10	9 8	7 6 5 4 3 2	1 0
Bit field name		A	R		G		В	
R/W	R W	R0	RW	R0	RW	R0	RW	RO
Initial value	Undefined	0000000	Undefined	00	Undefined	00	Undefined	00

This register is the color palette register for L0 layer and for the cursors. When performing display in index color mode, color data for the display frame is used as a palette register number, and the color that is set in that register is used as the pixel display color. This register corresponds to CPALn for existing products.

Bit 7-2 B (Blue)

Sets the blue component of the color.

Bit 15-10 G (Green)

Sets the green component of the color.

Bit 23-18 R (Red)

Sets the red component of the color.

Bit 31 A (Alpha)

When blend mode is enabled, specifies whether or not blend with the lower layer is performed.

Performs no blend even when blend mode is enabled. Performs superimposition using transparent color

## L1PAL0-255 (L1-layer Palette 0-255)

Register address	Di	splayBaseAddress + 8	00 <sub>H</sub> – DisplayBase	Addres	ss + BF <sub>H</sub>			
Bit No.	31	30 29 28 27 26 25 24	23 22 21 20 19 18	17 16	15 14 13 12 11 10	9 8	7 6 5 4 3 2	1 0
Bit field name		A	R		G		В	
R/W	R W	R0	RW	R0	RW	R0	RW	RO
Initial value	Undefined	0000000	Undefined	00	Undefined	00	Undefined	00

This register is the color palette register for L1 layer and for the cursors. When performing display in index color mode, color data for the display frame is used as a palette register number, and the color that is set in that register is used as the pixel display color. This register corresponds to MBPALn for existing products.

Bit 7-2 B (Blue)

Sets the blue component of the color.

Bit 15-10 G (Green)

Sets the green component of the color.

Bit 23-18 R (Red)

Sets the red component of the color.

Bit 31 A (Alpha)

When blend mode is enabled, specifies whether or not blend with the lower layer is performed.

 $\begin{array}{c} 0 & \quad \text{Performs no blend even when blend mode is enabled.} \quad \text{Performs superimposition using} \\ \text{transparent color.} \end{array}$ 

## L2PAL0-255 (L2-layer Palette 0-255)

	Register address	D	isplayBaseAddress + 1	1000 <sub>н</sub> DisplayBa	seAdd	ress + 13F <sub>H</sub>			
	Bit No.	31	30 29 28 27 26 25 24	23 22 21 20 19 18	17 16	15 14 13 12 11 10	9 8	7 6 5 4 3 2	1 0
Bit	t field name		A	R		G		В	
	R/W	R W	R0	RW	R0	RW	R0	RW	RO
In	nitial value	Undefined	0000000	Undefined	00	Undefined	00	Undefined	00

This register is the color palette register for L2 layer and for the cursors. When performing display in index color mode, color data for the display frame is used as a palette register number, and the color that is set in that register is used as the pixel display color.

Bit 7-2 B (Blue)

Sets the blue component of the color.

Bit 15-10 G (Green)

Sets the green component of the color.

Bit 23-18 R (Red)

Sets the red component of the color.

Bit 31 A (Alpha)

When blend mode is enabled, specifies whether or not blend with the lower layer is performed.

Performs no blend even when blend mode is enabled. Performs superimposition using transparent color.

## L3PAL0-255 (L3-layer Palette 0-255)

Register address	Dis	splayBaseAddress +1	400 <sub>H</sub> DisplayBas	eAddr	ess + 17FF <sub>H</sub>			
Bit No.	31	30 29 28 27 26 25 24	23 22 21 20 19 18	17 16	15 14 13 12 11 10	9 8	7 6 5 4 3 2	1 0
Bit field name		A	R		G		В	
R/W	R W	R0	RW	R0	RW	R0	RW	R0
Initial value	Undefined	0000000	Undefined	00	Undefined	00	Undefined	00

This register is the color palette register for L3 layer and for the cursors. When performing display in index color mode, color data for the display frame is used as a palette register number, and the color that is set in that register is used as the pixel display color.

Bit 7-2 B (Blue)

Sets the blue component of the color.

Bit 15-10 G (Green)

Sets the green component of the color.

Bit 23-18 R (Red)

Sets the red component of the color.

Bit 31 A (Alpha)

When blend mode is enabled, specifies whether or not blend with the lower layer is performed.

 $0 \hspace{1cm} \mbox{Performs no blend even when blend mode is enabled. Performs superimposition using transparent color.$ 

# 8 Video Capture

## 8.1 Video Capture Function

### 8.1.1 Input data format

- The Input data format conforms to ITU RBT-656/601 format (for details, see 8.6 External Video Signal Input).
   The signal mode is compatible with NTSC and PAL.
- The Input data format is compatible with digital RGB666 input.

### 8.1.2 Capture of video signal

When VIE of the Video Capture Mode register (VCM) is 1, Carmine is enabled, capturing video stream data from the video data input pins in synchronization with the CCLK clock.

#### 8.1.3 Conversion to non-interlace

Non-interlace display can be performed for captured video images. When performing non-interlace display, the user can select between 2 modes: BOB mode and WEAVE mode.

#### - BOB mode

When a field is an odd field, raster of an even field is generated by average interpolation, and the raster is added to the odd field, generating 1 frame. When a field is an even field, raster of an odd field is generated by average interpolation, and the raster is added to the even field, generating 1 frame.

To select BOB mode, enable vertical interpolation by using the VI bit of the VCM (Video Capture Mode) register, and at the same time, set the L1IM bit of the L1M (L1-layer Mode) register to 0.


#### - WEAVE mode

An odd field and an even field are merged in the video capture buffer, to generate 1 frame. Vertical resolution is relatively high compared to BOB mode, but raster displacement is visible in motion scenes.

To select WEAVE mode, disable vertical interpolation by using the VI bit of the VCM (Video Capture Mode) register, and at the same time, set the L1IM bit of the L1M (L1-layer Mode) register to 1.

## 8.2 Selection of Input Port

Carmine has 2 independent capture sections. Input port has 2 systems, between which it can be switched.



Of the 2 capture input ports, one is for only 656 format, and the other can be selected between RGB format and 656 format.

When performing 656 input by using the port used both as RGB and 656, pin correspondence is as shown below.

RGB	656
CAP0G [1]	bit-7
CAP0G [0]	bit-6
CAP0B [5]	bit-5
CAP0B [4]	bit-4
: _	7 A: 🔻
CAP0B [0]	bit-0

Whether to use RGB or 656 is selected using the VIS bit of the VCM register.

Input port is selected using the Csel0/1 bit of the VCCC (Video/Capture Common Control) register.


Csel0 = 0:  $656 \text{ input} \rightarrow \text{Capture } 0$ 

Csel0 = 1: RGB input  $\rightarrow$  Capture 0

Csel1 = 0:  $656 \text{ input} \rightarrow \text{Capture } 1$ 

Csel1 = 1: RGB input  $\rightarrow$  Capture 1

Selection examples are shown below.



## 8.3 Video Buffer

#### 8.3.1 Data format

Data is stored in the capture buffer, basically in the 16 bits/pixel format. 2 color components (Cb, Cr) are respectively half the resolution of brightness data (Y component) in the horizontal direction, resulting in being expressed in the 16 bits/pixel format. In L1 layer, data is converted to the RGB format and displayed.

format	31	30	 25	24	23	22	 17	16	15	14	•••	9	8	7	6	4	1	0
YCbCr 16 bit/pixel	7	Z			(	Cr			7	Z					Cb			

Data can also be stored in the RGB format, assuming that the drawing section uses data as texture. There exist the following formats.

format	15	14	13	12	11	10	9	8	В	7		6 5		4	3		2	1	0
ARGB 16 bits/pixel	A	R					G						4	В		Ţ			
RGBA 16 bits/pixel	R					G						В	<b>7</b>						A
format	31	30	2	25 24	23 2	22			16	15	14		9	8	7	6		1	0
ARGB 24 bits/pixel	A				R	¥				G		Ţ			В				

The relation between the capture data formats and the data format control bits in registers is as shown below.


NRGB	CRGB	C24	RGBA	Capture data format
0	0	0	0	YcbCr 16 bits/pixel
0	0	0	1	Unused
0	0	1	X	Unused
0	1	0	0	ARGB 16 bits/pixel (YCbCr $\rightarrow$ RGB conversion)
0	1	0	1	RGBA 16 bits/pixel (YCbCr $\rightarrow$ RGB conversion)
0	1	1	0	ARGB 24 bits/pixel (YCbCr $\rightarrow$ RGB conversion)
0	1	1	1	RGBA 24 bits/pixel (YCbCr $\rightarrow$ RGB conversion)
1	0	0	0	ARGB 16 bits/pixel
1	0	0	1	RGBA 16 bits/pixel
1	0	1	0	ARGB 24 bist/pixel
1	0	1	1	RGBA 24 bits/pixel
1	1	X	X	Unused

Data formats added from Coral-PA is shown shaded.

"Unused" above means writing data which is meaningless as image data.

The NRGB bit is bit2 of the VCM register. The other bits are in the CBM register.

Selection of data format of capture image is shown below diagrammatically.



For the ARGB or RGBA format, whether to set the blend bit to 1 or 0 at pixel write time can be selected using the BLEN bit of the CBM register.

BLEN = 0 (blend bit = 0) (for ARGB, BLEN is MSB; for RGBA, BLEN is LSB)

BLEN = 1 (blend bit = 1) (for ARGB, BLEN is MSB; for RGBA, BLEN is LSB)

## 8.3.2 Synchronization control

Write of video image data to graphics memory and scan to display the data are performed independently. Graphics memory for video capture is controlled using the ring buffer mode, and when image data equivalent to 1 frame is prepared in memory, the frame is displayed.

When the frame rate of video capture and that of display are different, frame dropping occurs or continuous display of the same frame occurs.

#### 8.3.3 Area allocation

Allocate an area for about 2.2 frames as the video capture buffer. This size is equivalent to the double buffer margin for the frame. Set the area's starting address and upper bound address in the CBOA and CBLA registers, respectively. The upper bound address specifies the raster starting position.

When allocating n rasters as the video capture buffer, set the upper bound address as follows:

$$CBLA = CBOA + 64 (n - 2) \times CBW$$

The starting address of the (n + 1)-th raster is CBOA +  $64n \times CBW$  (= CBLA +  $64 \times 2 \times CBW$ ), and the address range of the capture buffer area is as shown below.

$$CBOA \le Address \le CBOA + 64n \times CBW$$

When performing reduced display, allocate the buffer area using the reduced frame size.

## 8.3.4 Window display

Captured video images are displayed using L1 layer. The whole or a part of a captured image can be displayed as the whole or a window of a screen.

When performing capture display, set L1 layer in capture synchronizing mode (L1CS = 1). In this mode, L1 layer displays the most recent frame that is in the video capture buffer. The display address used in normal mode is ignored.

The stride of L1 layer must match that of the video capture buffer. When they do not match, slanted, distorted images are displayed.

Make the display size of L1 layer the same as the reduced video capture image size. When the display size of L1 layer is made greater than the reduced video capture image size, invalid (= ineffective) data is displayed.

For L1 layer, the user can select between RGB display and YCbCr display, but when performing video capture, select the YCbCr format (L1YC = 1).

## 8.3.5 Interlace display

It is possible to perform interlace display for images captured into the video capture buffer in WEAVE mode. To perform the interlace display, enable WEAVE mode and select interlace & video display for display scan.

However, when display scan is asynchronous, flicker occurs in motion scenes. To prevent flicker, set the OO (Odd Only) bit of the CBM (Capture Buffer Mode) register to 1.

## 8.4 Scaling

#### 8.4.1 Video reduction function

When CM of the video capture mode register (VCM) is 11, Carmine reduces the video screen. A reduction scale is set for vertical direction in units of lines and for horizontal direction in units of 2 pixels; it can be set for vertical direction and horizontal direction independently. The set value for a reduction scale is defined as an input/output value, and is a 16-bit fixed decimal consisting of a 5-bit integer part and a 11-bit decimal part. The valid (= effective) set value is 0800H to FFFFH. Set the scale for vertical direction using bit 31-16 of the capture scale register (CSC), and set the scale for horizontal direction using bit 15-00. The initial value of this register is 08000800H (the scale factor is 1). A sample calculation expression to set the scale is shown below.

```
Reduction in vertical direction: 576 ==> 490 lines 576/490 = 1.176 1.176 \times 2048 = 2408 => 0968_{\rm H} Reduction in horizontal direction: 720 ==> 648 pixels 720/648 = 1.111 1.111 \times 2048 = 2275 => 08E3_{\rm H} Therefore, CSC is set to 096808E3_{\rm H}.
```

The capture horizontal pixel register (CHP) limits the pixel count during scaling processing, and is not a set value for scaling. The register performs clamp processing for video streaming data exceeding the value set for CHP. Normally, the register can be used with the initial value set to it.

## 8.4.2 Video expansion function

Carmine can expand a video screen independently in horizontal direction and vertical direction. This function can be used when, for example, displaying video stream input whose display resolution is less than the one to be used, on the full screen. Also, this function can be used to expand (zoom in) a part of video stream input. The initialization procedure is shown below.

- Set the magnify flag of the L1-layer mode register of the display controller.
- Set the size of the pre-expansion source image to CMSHP and CMSVL.
- Set the size of the post-expansion output image to CMDHP and CMDVL.

As a sample setting, setting of each register in the following case is shown.

Size of input image:  $480 \times 360$  pixels Size of display image:  $640 \times 480$  pixels

HSCALE = (480/640)\*2048=0x0600 VSCALE = (360/480)\*2048=0x0600 CMSHP = 0x00f0 CMSVL = 0x0168 CMDHP = 0x0140 CMDVL = 0x01e0 L1WW = 0x0280 L1WH = 0x01df

## Note:

- When switching from expansion to reduction by using the display size change function, insert a setting to keep scale factor 1 (CSC=08000800h) for 2V period (vertical synchronization of display) or longer, before the switching. This is a restriction due to the fact that the complementary filter is shared by reduction and expansion. When switching from reduction to expansion, there is no restriction.
- When reduced display and enlarged display are performed using scale factor continuously, images are somewhat distorted. This is due to the video capture function system of Carmine.

## 8.4.3 Image processing flow

Image processing of capture images displayed in the L1 layer window is performed in the following sequence.




Fig. 8.1 Image processing flow

## • Non-interlace interpolation processing

When VI of the video capture mode register (VCM) is 0, the interlace screen is vertically interpolated using data in the same field. The screen is doubled vertically. When VI is 1, no vertical interpolation is performed.

## Horizontal low-pass filter processing

Low-pass filter processing can be performed horizontally as pre-processing for reducing images horizontally. The horizontal low-pass filter (horizontal LPF) can be set to ON/OFF regardless of image expansion or reduction in horizontal direction.

The horizontal low-pass filter is a 5-tap FIR filter. Coefficients are specified using the following registers:

CHLPF\_Y: Horizontal LPF brightness component coefficient code

CHLPF\_C: Horizontal LPF color difference component coefficient code

The coefficient for the brightness (Y) signal and color difference (C) signal is specified independently using 2-bit coefficient code. The coefficient is symmetric.

$CHLPF_x$	K0	K1	K2	K3	K4
00	0	0	1	0	0
01	0	1/4	2/4	1/4	0
10	0	3/16	10/16	3/16	0
11	3/32	8/32	10/32	10/32	3/32

When coefficient code "00" is set, the horizontal LPF is set to OFF (through).

#### Note:

- In native RGB mode (NRGB=1), only the coefficient code specified for CHLPF\_Y is enabled.
- Reduction/expansion processing in horizontal direction

To perform reduction/expansion processing in horizontal direction, perform setting for bit 15-00 of the capture scale register (CSC).

Reduction in horizontal direction is performed before writing to VRAM. Expansion in horizontal direction is performed after reading from VRAM.

Interpolation filter processing for brightness (Y) signal is performed using the Cubic Interpolate method; interpolation filter processing for color difference (C) signal performed using the BiLinear Interpolate method.

#### Vertical low-pass filter processing

Low-pass filter processing can be performed vertically as pre-processing for reducing images vertically. The vertical low-pass filter (vertical LPF) can be set to ON regardless of image expansion or reduction in vertical direction.

The vertical low-pass filter is a 3-tap FIR filter. Coefficients are specified using the following registers:

CVLPF\_Y: Vertical LPF brightness component coefficient code

CVLPF\_C: Vertical LPF color difference component coefficient code

The coefficient for the brightness (Y) signal and color difference (C) signal is specified independently using 2-bit coefficient code. The coefficient is symmetric.

_ CVLPF_ x	K0	K1	K2
00	0	1	0
01	1/4	2/4	1/4
10	3/16	10/16	3/16
11	Setting is disabled.		

When coefficient code "00" is set, the vertical LPF is set to OFF (through).

#### Note:

- In native RGB mode (NRGB=1), only the coefficient code specified for CVLPF\_Y is enabled.

• Reduction/expansion processing in vertical direction

To perform reduction/expansion processing in vertical direction, perform setting for bit 31-16 of the capture scale register (CSC).

Reduction in vertical direction is performed before writing to VRAM. Expansion in vertical direction is performed after reading from VRAM.

Interpolation filter processing for brightness (Y) signal is performed using the Cubic Interpolate method; interpolation filter processing for color difference (C) signal performed using the BiLinear Interpolate method.

# 8.5 Error Handling

## Error detection function

An error occurs when an expected control code or synchronizing signal cannot be detected in input video data. When an error occurs, the bit16 interrupt flag of the host CPU interface register IST is set to ON, and at the same time, a status is returned to each register related to video capture.

## 8.6 External Video Signal Input


## 8.6.1 R.BT656YUV422 input format

The ITU R.BT-656 format is widely used for NTSC and PAL digital transmission. It is compatible with YUV422. Carmine can capture input interlace video signals after converting them to non-interlace ones by using linear complementarity.

In Carmine, when VIE of the video capture mode register (VCM) is 1, capture is enabled, capturing video stream data from the 8-bit VI pin in synchronization with the CCLK clock. Video streams that can be processed are limited to digital video streams conforming to ITU-RBT656, meaning that they are in the YCbCr4:2:2 format with timing reference code added. Since streams are captured using timing reference code, the format is automatically made compatible with both NTSC and PAL, but to detect error in code if it occurs, set VS of VCM to NTSC or PAL. When it is set to NTSC, the data count of the capture data count register (CDCN) is referenced; when set to PAL, the data count of the capture data count register (CDCP) is referenced. If the data count does not match the stream data count, bit 4-0 of the video capture status register (VCS) is set to a value other than 0000.

## (1) R.BT656 input format VI [7:0]

Synchronizing code and image data (Cb,Y,Cr,Y) are multiplexed in synchronization with 27 MHz clock and are input as 8-bit data. Valid pixels are sent with them sandwiched between synchronizing codes SAV and EAV.



SAV: Starting code (4 bytes) of active video data

EAV: Ending code (4 bytes) of active video data

T: 27 MHz

[ ]: 625/50 system (PAL)

BL	ANK]	ING		TIN	IING	-		720 PIXELS YUV4:2:2 DATA									TIN	AING	BLANKING		NG
P	PERIC	D		REF	COD	$\mathbf{E}$	<u></u>	120 FIXELS TOV4-2-2 DATA							REF-CODE				PERIOD		D
	80	10	FF	00	00	SAV	Cb0	Cb0 Y0 Cr0 Y1 Cb2 Y2 Cr718 Y719						FF	00	00	EAV	80	10		

## (2) Format of R.BT656 synchronizing code (4 bytes)

	Word	SYNC code (f	fixed)		EAV/SAV
Bit		First byte	Second byte	Third byte	Fourth byte
7	4	1	0	0	1 (fixed)
6		1	0	0	F 0: First field 1: Second field
5		1	0	0	V 0: ACTIVE-VIDEO 1: VBI
4		1	0	0	H 0: SAV 1: EAV
3		1	0	0	P3 Protection bit
2		1	0	0	P2 Protection bit
1		1	0	0	P1 Protection bit
0		1	0	0	P0 Protection bit

## (3) SAV/EAV timing reference signal

Bit	7	6	5	4	3	2	1	0
Function	Fixed	F	V	Н	P3	P2	P1	P0
80	1	0	0	0	0	0	0	0
9D	1	0	0	1	1	1	0	1
AB	1	0	1	0	1	0	1	1
В6	1	0	1	1	0	1	1	0
C7	1	1	0	0	0	1	1	<u> </u>
DA	1	1	0	1	1	0	1	0
EC	1	1	1	0	1	1	0	0
F1	1	1	1	1	0	0	0	1

80: SAV code during valid pixel period (Active-video) in the first field

9D: EAV code during valid pixel period (Active-video) in the first field

AB: SAV code during vertical flyback period in the first field

B6: EAV code during vertical flyback period in the first field

C7: SAV code during valid pixel period (Active-video) in the second field

DA: EAV code during valid pixel period (Active-video) in the second field

EC: SAV code during vertical flyback period in the second field

F1: EAV code during vertical flyback period in the second field

## (4) R.BT656 synchronizing code (EAV) timing (525/60 system)

LINE-No,	522	523	524	525	1	2	3	4	5	6	7	8	9	
1st_field		ACTIVE	-VIDEO		Sei	ration pu	ılse	Vertica	l synchro	nization	Serration pulse			
EAV	DA	DA	DA	DA	F1	F1	F1	В6	В6	В6	В6	В6	В6	
F	1	1	1	1	1	1	1	0	0	0	0	0	0	
V	0	0	0	0	1	1	1	1	1	1	1	1	1	
LINE-No,	260	261	262	263	264	265	266	267	268	269	270	271	272	
2nd_field	Α	.CTIVE-V	TDEO		Serratio	on pulse	Ve	rtical syn	chronizat	ion	Serration	on pulse		
EAV	9D	9D	9D	9D	В6	В6	F1	F1	F1	F1	F1	F1	F1	
F	0	0	0	0	0	0	1	1	1	1	1	1	1	
V	0	0	0	0	1	1	1	1	1	1	1	1	1	

LINE-No,	10	11	12	13	14	15	16	17	18	19	20	21	22	23
1st_field					V	BI-lines	$1^{\rm st}$ _fie	ld					Act-video	
EAV	B6	B6	B6	B6	B6	B6	В6	В6	В6	B6	9D	9D	9D	9D
F	0	0	0	0	0	0	0	0	0	0	0	0	0	0
V	1	1	1	1	1	1	1	1	1	1	0	0	0	0
LINE-No,	273	274	275	276	277	278	279	280	281	282	283	284	285	286
2nd_field					V	BI-lines	2 <sup>nd</sup> _fie	ld					Act-	video
EAV	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	DA	DA	DA	DA
F	1	1	1	1	1	1	1	1	1	1	1	1	1	1
V	1	1	1	1	1	1	1	1	1	1	0	0	0	0


# (5) R.BT656 synchronizing code (EAV) timing (625/50 system)


LINE-No,	620	621	622	623	624	625	1	2	3	4	5	6	7	8	9
1st_field	A(	CTIVE-V	/IDEO	S	erration	pulse	Vertical s	Vertical synchronization Serra			pulse	V	ld		
EAV	DA	DA	DA	DA	F1	F1	В6	B6	В6	B6	B6	B6	В6	B6	B6
F	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
V	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1
LINE-No,	308	309	310	311	312	313	314	315	316	317	318	319	320	321	322
2nd_field	ACT	'IVE-VI	DEO	Serra	tion pul	se Ver	tical synch	tical synchronization		Serration pul		VBI	-lines	$2^{\mathrm{nd}}$ _field	
EAV	9D	9D	9D	В6	B6	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1
F	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
V	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1

	Ī						1		1	1	1			_ =		
LINE-No,	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25
1st_field	VBI-lines 1 <sup>st</sup> _field											ACTIVE-VIDEO				
EAV	В6	В6	В6	В6	В6	В6	В6	В6	В6	В6	В6	В6	B6	9D	9D	9D
F	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
V	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0
LINE-No,	323	324	325	326	327	328	329	330	331	332	333	334	335	336	337	338
2nd_field						VI	3I-lines	2 <sup>nd</sup> _fi	eld						ACTIVE	E-VIDEO
EAV	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	F1	DA	DA	DA
F	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
V	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0


## (6) R.BT656 valid line


## For R.BT656 (525/60 system)






## For R.BT656 (625/50 system)






Various synchronizing signals are detected from EAV and SAV, and the position of valid pixels is detected according to parameter setting.



## (7) R.BT656 frame format

## R.BT656 format input [525/60 system]




Note 1: CK = 1/27 MHz

Note 2: The valid area (Active\_video) of input image data is the shaded portions; the area encoded actually is 240 lines respectively for top field (the first 2 lines and last 2 lines in the valid area are removed) and bottom field (the first 2 lines and last 1 line in the valid area are removed).

Note 3: SAV and EAV shown are actually 4 bytes ('FF 00 00 XX').

# R.BT656 format input [625/50 system]



Note 1: CK = 1/27 MHz

Note 2: SAV and EAV shown are actually 4 bytes ('FF 00 00 XX').

## 8.6.2 YC multiplex input format (R.BT601)

At YC multiplex input time, data synchronization is performed using VINFID, VINVSYNC, VINHSYNC and VINVALID that are input together with data VDI [7:0].


VINFID is field attribute, VINVSYNC performs vertical synchronization, VINHSYNC performs line synchronization, and VINVALID establishes synchronization of valid pixel period.

## (1) Input regulation for VINHSYNC

The rising edge or falling edge of VINHSYNC is set as horizontal synchronization by setting the relevant register.

For 525/60 system: The cycle is 1716CLK at 27 MHz; signal of 1CLK or greater must be input.

For 625/50 system: The cycle is 1728CLK at 27 MHz; signal of 1CLK or greater must be input.




## (2) Input regulation for valid pixel data for HSYNC

The input regulation for valid image data for HSYNC is shown.

Input data is input in synchronization with HSYNC of each line. (Data synchronization must be established using HSYNC in units of lines. This is because image data sampling clock is generated from HSYNC, causing a possibility of the clock having jitter in units of lines.)

However, the distance from HSYNC to the beginning of valid pixel in data can be changed by setting the relevant register. Also, input data can be made valid using VINVALID.




Note 1: The parenthesized value in the above figure indicates the line count for the 625/50 system.

Note 2: VINCLK in the above figure is 27 MHz.

### (3) Input regulation for VINVSYNC

VINVSYNC signal must be synchronized with HSYNC.

Also, VINVSYNC is sampled via HSYNC and set as VSYNC signal by setting the relevant register. At this time, VINVSYNC signal needs not be synchronized with HSYNC, but is at least 1 line wide. The rising edge or falling edge of VINVSYNC is set as VSYNC by setting the relevant register.




### (4) YC multiplex valid line

For YC multiplex (525/60 system)

480 lines used by LSI at input time for the 525/60 system are shown.

For this LSI, the size of valid image data sampled is 720 pixels  $\times$  480 lines. So, of 720 pixels  $\times$  486 lines, which is the size of Y/C (525/60 system) input image data, 6 lines are removed and 480 lines are sampled.


The number of valid lines used can be changed within the range shown in the figure below, by setting the (VTOPVAL, VBOTVAL) parameters.



# For YC multiplex (625/50 system)


576 lines used by LSI at input time for the 625/50 system are shown.

The number of valid lines used can be changed within the range shown in the figure below, by setting the (VTOPVAL, VBOTVAL) parameters.



# (5) YC multiplex input frame format

# YC multiplex input [525/60 system]




Note 1: CK = 1/27 MHz

Note 2: The valid area of input image data is the shaded portions; the area sampled actually is 240 lines respectively for odd field (the last 2 lines in the valid area are removed) and even field (the first 1 line and last 1 line in the valid area are removed).

Note 3: The portions marked as \* can be changed.

# YC multiplex input [625/50 system]



Note 1: CK = 1/27 MHz

Note 2: The portions marked as \* can be changed.

# 8.6.3 YUV video input parameter setting chart

Registers requiring parameter setting vary with video input mode. See the following chart.





Fig. Register setting chart by YUV video input mode

Note: The registers in the left column and the ones in the right column are actually the same respectively although their names are different in the description in each input mode.


	For YC multiplex input (R.BT601)	For RGB input
Register name	VIN_HSSIZE	RGBHC
	VIN_HVAL	RGBHST
	VIN_HSIZE	RGBHEN

# • Parameters at YC multiplex format input time

The relation among the setting registers at YC multiplex format input time (Case1) is as shown in the figure below.



The relation among the setting registers at YC multiplex format input time (Case2) is as shown in the figure below.



#### 8.6.4 RGB input format

The RGB input video capture function has 2 data processing modes. One is the data processing mode as Native RGB mode, and the other is the one where RGB is converted to YUV422 by the internal RGB processor and then data processing is performed.

The RGB input function supports progressive video input. It does not support the interlace/progressive conversion function. It supports input of max 66Mpixel/sec. RGB component data is 6 bits.

#### Note:

- To establish Native RGB mode, set NRGB to 1.

#### (1) RGB input signal

Name	I/O	Function
RGBCLK	Input	Clock for RGB input
RI5-0	Input	Red component value
GI5-0	Input	Green component value
BI5-0	Input	Blue component value
VSYNCI	Input	Vertical sync for RGB capture
HSYNCI	Input	Horizontal sync for RGB capture

#### Note:

 Selection between YUV422 input (R.BT656/601) and RBT input is performed using the VIS bit of the VCM (video capture mode) register.

#### (2) Setting of capture range


The RGB input function sets the following registers:

(a) Setting of RGB input mode: - The RGB666 input flag (VIS) of the VCM register is set.
- In Native RGB mode, the NRGB bit of the VCM register is set to

"1".

- (b) Setting of HSYNC cycle: The HSYNC cycle is set for RGBHC.
- (c) Setting of horizontal valid pixel range: The starting position and size of valid pixel are set for RGBHST and RGBHEN.
- (d) Setting of vertical valid pixel range: The starting position and size of valid pixel are set for RGBVST and RGBVEN.

The video capture range is defined as shown below.



RGBHC	RGB input Hsync Cycle
RGBHST	RGB input Horizontal enable area STart position
RGBHEN	RGB input Horizontal enable area size
RGBVST	RGB input Vertical ENable area STart position
RGBVEN	RGB input Vertical ENable area size

Note: In fact, setting of the display parameters is slightly different from the above. For details, see 8.7.2 Video capture register.

### (e) Conversion matrix coefficient

Set RGBCMY, RGBCb, RGBCr and RGBCMb as color conversion matrix coefficient.

#### Note:

- The horizontal valid pixel count that is set (RGBHEN) is max 840. This is due to the restriction by the line buffer size in the video capture module.


#### (3) RGB input format

At RGB input time, data synchronization is performed using VSYNCI and HSYNCI that are input together with data RI, GI and BI.

#### Input regulation for HSYNCI

The rising edge or falling edge of VINHSYNC is set as horizontal synchronization by setting the HP register.

Input signal is 1 clock (RGBCLK) or greater.



#### Note:


- The horizontal valid pixel count that is set (RGBHEN) is max 840. This is due to the restriction by the line buffer size in the video capture module.

#### Input regulation for valid pixel data for HSYNC

The input regulation for valid image data for HSYNC is shown.

Input data is input in synchronization with HSYNC of each line. (Data synchronization must be established using HSYNC in units of lines. This is because image data sampling clock is generated from HSYNC, causing a possibility of the clock having jitter in units of lines.)

The distance from HSYNC to the beginning of valid pixel in data can be changed by setting the RGBHST register.




### Input regulation for VSYNCI

VSYNCI signal is synchronized with internal HSYNC.


Also, VSYNCI is sampled via HSYNC and set as internal VSYNC signal by setting the relevant register. At this time, VSYNCI signal that is input from outside needs not be synchronized with HSYNC, but is at least 1 line wide.

The rising edge or falling edge of VINVSYNC is set as VSYNC by setting the VP register.



Input regulation for valid pixel data for VSYNCI (Case 2) (Initial value)

Input regulation for valid pixel data for VSYNCI is shown below.




#### Note:

- RGB input mode does not support interlace video input.
- In Direct Input Mode, RGBVST\_T=00 is set up.

Input regulation for valid pixel data for VSYNCI (Case 2) (Option)

Input regulation for valid pixel data for VSYNCI is shown below.

The number of valid lines used can be changed within the range shown in the figure below, by setting the (VTOPVAL, VBOTVAL) parameters. The initial value of VINFID signal is 0 for top field and 1 for bottom field.



# (4) Color space conversion

Conversion from RGB to YCbCr is performed using the following matrix expression:

$$Y = a11*R + a12*G + a13*B + b1$$
  
 $Cb = a21*R + a22*G + a23*B + b2$  aij

aij: 10 bits signed real (lower 8 bits is fraction)

$$Cr = a31*R + a32*G + a33*B + b3$$
 bi: 8 bits unsigned integer

### Note:

- 1. Each coefficient can be defined by setting the relevant register.
- 2. The converted YCbCr signal is further converted to the 4:2:2 format and then internal image processing is performed.

# 8.6.5 RGB video input parameter setting chart

Registers requiring parameter setting vary with video input mode. See the following chart. (Case 2) (Initial value)




Fig. Register setting chart by RGB video input mode (Case 2) (Initial value)

Registers requiring parameter setting vary with video input mode. See the following chart. (Case 1) (Option)




Fig. Register setting chart by RGB video input mode (Case 1) (Option)

# 8.7 Registers

# 8.7.1 Register list

Newly added registers are shown shaded.

 $Base = Capture Base 0 \ or \ Capture Base 1$ 

Offset	31	30	29	28	27	26	25 24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0
		VCM (Video Capture Mode)																														
000	VIE	SIA		VIC			CM				VI													á						NRGB	SA	
004													CS	C (C	apt	ure	SC	ale	()				4							1	À	
004		7	VSC	Ι					7	/SC	F						F	IS	CI					7		Н	SC	F				
008											V	$^{\prime}\mathrm{CS}_{-}$	_0 (7	Vide	o C	aptı	ure	Sta	atus	0)						Ę				7	F	
008																						Á					_		CE	}		
				,								СВ	M (	Сар	ture		ıffeı	· M	lode)	-				Ā					,			
010	00M	CRITE	CRCB							СЕ	w (	stri	ide)	À		BLEN	C24	RGBA														
014													$\mathbf{C}$	ВО	A (C	apt	ure	Вι	ıffer	Ori	gir	ı Ad	dres	ss)	)							
018		CBLA (Capture Buffer Limit Address)																														
01C							1					CIS	TR	(Ca	ptui	e Ir	nag	e S	Start	)												
010									(	CIV	STI	₹				CIHSTR																
020							1				4	CIF	END	(Ca	aptu	re l	lma	ge	End	)	i —											
020							4		(	CIV	ENI	D	Ī								<u></u>					C	Ή	EN]	D			
028							À				C	HP	(Ca	ptu	re F	Iori	zon	tal	Pixe	el)												
020																											CI	ΗP				
040										7	C	LPI	F (C	aptı	are i	Low	7 Pa	ss	Filte	er)												
040						CVI	LPF				À		CHI	LPF	1																	
048					Á					<b>\big </b>	CMS	SS (	Сар	tur	e M	agn	ify S	Sou	ırce l	Size	e)											
040				<u> </u>					CM	SHI	)														C	MS	SVI	,				
04C					Ţ			<b>#</b>		C	MI	S (	Cap	ture	e Ma	ıgni	ify I	Dis	play	Siz	e)											
040									CM	DHI															С	ΜI	OVI					

Offset	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0						
	RGBHC (RGB input HSYN)	<u> </u>						
080	Redbite (Redb input listing	RGBHC/VIN_HSSIZE						
	RGBHEN (RGB input Hor							
084	RGBHST	RGBHEN						
	RGBVEN (RGB input Vertical Enable Area)/VIN_HEN							
088	O_L_L_SARBYST/VIN_HVAL	RGBVEN/VIN_HSIZE						
	VIN_VSA							
08C		VJITFLT						
	RGBS (RGB input S	SYNC)/VIN_SS						
090	RM	A A A						
0C0	RGBCMY (RGB Color conve	ert Matrix Y coefficient)						
	a11 a12	a13						
0C4	RGBCMCb (RGB Color conver							
	a21 a22	a23						
0C8	RGBCMCr (RGB Color conver	a33						
	VIN_VLSA							
104	FLDSAMP	VTOPORG VBOTORG						
100	VIN_VE	EN						
108	VIN_VVAL	VIN_VSIZE						
	SYNC_e							
180	VSL_err VSS_err	HSL_err HSS_err						
	SYNC_error	r_MSK						
184	MVSL_err MVSS_err	MHSL_err MHSS_err						
300		CVCNT						

Offset	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0									
1000	CDCN (Capture Data Count for NTSC)										
1000	BDCN	VDCN									
1004	CDCP (Capture Data Count for PAL)										
1004	BDCP	VDCP									
	M	MDS									
1014		Y CMI									
1040	VINL	C_kep									
104C		VIN_LINE_NO_kep									
1054	VHSLS (Video Input	HSYNC Long/Short)									
1054	VIN_HS_LONG	VIN_HS_SHORT									
	VHSDC (Video HS	SYNC Down Count)									
1058	VIN_EHSYNC_MSK	VIN_HDOWN_CNT									
1000	VVSLS (Video V	SYNC long/short)									
1060	VIN_HS_LONG	VIN_HS_SHORT									
	VVSDC (Video VS	YNC Down Count)									
1064	VIN_EVSYNC_MSK	VIN_VDOWN_CNT									

# 8.7.2 Video capture register

### VCM (Video Capture Mode)

Register address	С	aputu:	reB	aseAd	dress	+ 00 <sub>H</sub>									
Bit No.	31	30 29	28	27 26	25 24	23 22 21	20	19 18 17 16 15 14 13 12	11	10	9 8	7 6 5 4 3	2	1	0
Bit field name	VIE	Reser ve	VICE	Reser ve	СМ	Reserve	VI	Reserve	VF	CI	VAM	Reserve	NRGB	SA	Rsv
R/W	RW	RX	RW	RX	RW	RX	RW	RX	RW	RW	RW	RX	RW	RW	RX
Initial value	0	X	0	X	00	X	0	X	0	0	00	X 🔔	0	0	X

Sets video capture mode. This register is not initialized by software (= soft) reset.

Bit 1 VS (Video Select)

Selects NTSC or PAL, to detect code error (only at R.BT656 input time).

0 NTSC

1 PAL

Bit 2 NRGB (Native RGB input on).

Native RGB mode is set up

0 YUV 4:2:2

1 Native RGB

Bit 11 VF (Video Format select)

Selects a video input format.

0 R.BT656 input format

1 YC multiplex input format (R.BT601)

Bit 20 VI (Vertical Interpolation)

Sets vertical direction interpolation processing.

O Performs interpolation processing in vertical direction. Images are enlarged twice as much in vertical direction.

 $1\qquad \text{Performs no interpolation processing in vertical direction}.$ 

Bit 25-24 CM (Capture Mode)

Sets vide capture mode. When performing capture, set the field to 11.

00 Initial value

01 Reserved.

10 Reserved.

11 Uses capture.

Bit 28 VICE (Video Input Clock Enable)

Enables capture lock.

0 Enables capture lock.

1 Disables capture lock.

Bit 30 VIS (Video Input Select)

0 RBT656/601

1 RGB

Bit 31 VIE (Video Input Enable)

Enables the video capture function.

0 Performs no video capture.

1 Performs video capture.

Procedure to stop video capture clock

- ④ Write 0 to bit 31 (VIE) of the VCM register, to disable the video capture function.
- (4) Write 1 to bit 28 (VICE) of the VCM register, to stop the video capture clock.

Procedure to start video capture clock

- (4) Write 0 to bit 28 (VICE) of the VCM register, to enable the video capture clock.
- $\ \, \mbox{\@sc Write} \ \mbox{\@sc 1}$  to bit 31 (VIE) of the VCM register, to enable the video capture function.

# CSC (Capture SCale)

Register address	CaputureBase	Address + 04 <sub>H</sub>		
Bit No.	31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11	10 9 8 7 6 5 4 3 2 1 0
Bit field name	VSCI	VSCF	HSCI	HSCF
R/W	RW	RW	RW	RW
Initial value	00001	0000000000	00001	0000000000

### Sets a video capture scaling ratio.

Bit 10-0 HSCF (Vertical SCale Fraction)

Sets the decimal part of the horizontal direction scaling ratio.

Bit 15-11 HSCI (Horizontal Scale Integer)

Sets the integer part of the horizontal direction scaling ratio.

Bit 26-16 VSCF (Vertical SCale Fraction)

Sets the decimal part of the vertical direction scaling ratio.

Bit 31-27 VSCI (Vertical SCale Integer)

Sets the integer part of the vertical direction scaling ratio.

#### CBM (video Capture Buffer Mode)

Register address	Ca	putu	reBa	seAd	dress + 10	Он										
Bit No.	31	30	29	28	27 24	23 22 17 16	15	14	13	12	11	10 9 8	7 6 5	4	3 2 1	0
Bit field name	00	SBUF	CRGB		Reserve	CBW	re sv	C24	resv	CSW	resv				reserve	CBST
R/W	RW	RW	RW	RW	RX	RW	R X	R W	RX	RW	RX	RW	RW	RW	RX	RW
Initial value	0	X	X	0	X	X	X	0	X	0	X	000	000	0	X	0

#### Bit 0 CBST (Capture Burst)

Specifies the burst length that is at capture write time. When burst is longer, access efficiency becomes higher, and so Fujitsu recommends that the bit be set to 1.

- 0 Standard burst write (4words)
- 1 Long burst write (8words)

#### Bit 12 CSW (Color Swap)

Interchanges the byte position of the color components.

- Performs no interchanging.
- 1 Performs interchanging.

#### Bit 14 C24 (Color 24bit/pixel)

Selects between 24 bits/pixel and 16 bits/pixel when performing RGB input capture.

This function is enabled when Native RGB capture (NRGB = 1) or converted RGB capture (CRGB = 1) is set.

- 0 16bit/pixel
- 1 24bit/pixel

#### Bit 23-16 CBW (Capture Buffer memory Width)

Sets the memory width (the stride) of the capture buffer in units of 64 bytes.

#### Bit 29 CRGB (Capture RGB write)

Specifies that data in YCbCr format be converted to RGB5:5:5 (16 bits/pixel) and then written.

- 0 YCbCr format (no conversion)
- 1 RGB format

#### Bit 30 SBUF (Single Buffer)

Specifies that the capture buffer be managed using the single buffer mode.

- 0 Normal mode (ring buffer mode)
- 1 Single buffer mode

#### Bit 31 OO (Odd Only mode)

Specifies that only odd fields be captured.

- 0 Normal mode
- 1 Odd-only mode

Note: This register is not initialized by software reset.

### CBOA (video Capture Buffer Origin Address)

Register address	CaputureBaseAddress + 1	4н	
Bit No.	31 30 29 28 27 26 25 24 23	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
Bit field name	Reserved	CBOA	
R/W	RX	RW	R0
Initial value	Undefined	Undefined	0

Specifies the starting address of the video capture buffer.

### CBLA (video Capture Buffer Limit Address)

Register address	CaputureBaseAddress + 1	8н 🚐	
Bit No.	31 30 29 28 27 26 25 24 23	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
Bit field name	Reserved	CBLA	
R/W	RX	RW	RO
Initial value	Undefined	Undefined	0

Specifies the ending address of the video capture buffer.

Set CBLA to be greater than CBOA.

# CISTR (Capture Image STaRt)

Register address	CaputureB	aseAddress + 1C <sub>H</sub>		
Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1
Bit field name	Reserved	CIVSTR	Reserved	CIHSTR
R/W	RX	RW	RX	RW
Initial value	Undefined	Undefined	Undefined	Undefined

Sets the range of image written to the video capture buffer. Specifies the upper left coordinates (CIHSTR, CIVSTR) that are in the write range, relative to the upper left point of the image. When an image is reduced, this function applies to the coordinates of the reduced image.

Bit 11-0 CIHSTR (Capture Image Horizontal STaRt) Specifies the X coordinate.

Bit 27-16 CIVSTR (Capture Image Vertical STaRt)
Specifies the Y coordinate

# CIEND (Capture Image END)

Register address	CaputureB	CaputureBaseAddress + 20 <sub>H</sub>								
Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0						
Bit field name	Reserved	CIVEND	Reserved	CIHEND						
R/W	RX	RW	RX	RW						
Initial value	Undefined	Undefined	Undefined	Undefined						

Sets the range of image written to the video capture buffer. Specifies the lower right coordinates (CIHEND, CIVEND) that are in the write range, relative to the upper left point of the image. When an image is reduced, this function applies to the coordinates of the reduced image.

When the raster count of the input image is smaller than this set range, only the data equivalent to the size of the input image is written.

Bit 11-0 CIHEND (Capture Image Horizontal END)

Specifies the X coordinate.

Bit 27-16 CIVEND (Capture Image Vertical END)

Specifies the Y coordinate.

#### CVCNT (Capture Vertical Count)

Register address	Capt	CaptureBaseAddress + 300 <sub>H</sub>														
Bit No.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name	Reserved			CVCNT					-	-						
R/W		R0			R											
Initial value		(	)							Unde	fined					

Indicates the Y coordinate of the currently captured raster. This register can only be read.

#### CHP (Capture Horizontal Pixel)

Register address	CaputureBaseAddress + 28 <sub>H</sub>	
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0
Bit field name	Reserved	CHP
R/W	RX	RW
Initial value	X	0x168 (360)

Sets the horizontal pixel count of the image that is output to the capture buffer. Specifies the value in units of 2 pixels. The maximum value is 840 pixels (the set value is 0x1A4).

# CLPF (Capture Low Pass Filter)

Register address	CaputureB	CaputureBaseAddress $+ 40_H$							
Bit No.	31 30 29 28	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0							
Bit field name	Reserved	Reserved CVLPF Reserved CHLPF Reserved			Reserved				
R/W	RX	RX R/W RX R/W RX			RX				
Initial value	0	0	0	0	X				

Sets the coefficient of the low-pass filter. The vertical low-pass filter is a 3-tap FIR filter; the horizontal low-pass filter is a 5-tap FIR filter. The coefficient for the brightness (Y) signal and color difference (C) signal is specified independently using 2-bit coefficient code. When coefficient code "00" is set, the low-pass filter is set to OFF (through).

D: 15 . 10	CHI DE C		. 1100	oc:		
Bit 17 to 16		Capture Horiz				T7.4
	CHLPF_C	K0	K1	K2	K3	K4
	00	0	0	1	0	0
	01	0	1/4	2/4	1/4	0
	10	0	3/16	10/16	3/16	0
	11	3/32	8/32	10/32	10/32	3/32
Bit 19 to 18	CHLPF Y (	Capture Horiz	ontal LPF coe	efficient Y)		
	CHLPF_Y	K0	K1	K2	K3	K4
	00	0	0	1	0	0
	01	0	1/4	2/4	1/4	0
	10	0	3/16	10/16	3/16	0
	11	3/32	8/32	10/32	10/32	3/32
Bit 25 to 24	_	Capture Vertic				
	CVLPF_C	K0	K1	K2		
	00	0	1	0		
	01	1/4	2/4	1/4		
	10	3/16	10/16	3/16		
	11	Setting is disabled				
Bit 27 to 26	CVLPF_Y (C	Capture Vertic	al LPF coeffic	cient Y)		
	CVLPF_Y	K0	K1	K2		
	00	0	1	0		
	01	1/4	2/4	1/4		
	10	3/16	10/16	3/16		
	11	Setting is	3			

disabled

### CMSS (Capture Magnify Source Size)

Register address	CaputureB	CaputureBaseAddress + 48 <sub>H</sub>									
Bit No.	31 30 29 28	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0									
Bit field name	Reserved	CMSHP	Reserved	CMSVL							
R/W	RX	RW	RX	RW							
Initial value	X	X	X	X							

Bit 11-0 CMSVL (Capture Magnify Source Vertical Line)

Sets the vertical line count of the image for which enlargement scaling processing is not yet performed.

Bit 27-16 CMSHP (Capture Magnify Source Horizontal Pixel)

Sets the horizontal pixel count of the image for which enlargement scaling processing is not yet performed. Specifies the value in units of 2 pixels.

### CMDS (Capture Magnify Display Size)

Register address	CaputureB	CaputureBaseAddress + 4C <sub>H</sub>									
Bit No.	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0							
Bit field name	Reserved	CMDHP	Reserved	CMDVL							
R/W	RX	RW	RX	RW							
Initial value	X	x 💮	X	X							

Bit 11-0 CMDVL (Capture Magnify Display Vertical Line)

Sets the vertical line count of the image for which enlargement scaling processing is performed.

Bit 27-16 CMDHP (Capture Magnify Display Horizontal Pixel)

Sets the horizontal pixel count of the image for which enlargement scaling processing is performed. Specifies the value in units of 2 pixels.

# VIN\_HSSIZE (Video Input Hsync SIZE)\_\_/\_RGBHC (RGB input Hsync Cycle)

Register address	CaputureBaseAddress + 80 <sub>H</sub>					
Bit No.	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0					
Bit field name	Reserved	VIN_HSSIZE/RGBHC				
R/W	RX	RW				
Initial value	X	X				

#### Bit 13-0 VIN\_HSSIZE/RGBHC

Inputs the horizontal cycle that is at video input time. The field is used when sampling VSYNC by the VIN\_VLSAMP register or when detecting disconnected HSYNC that is at YC multiplex input time or at R.BT656 input time. Set value + 1 is the horizontal cycle.

### VIN\_HEN (Video INput Horizontal Enable area)/RGBHEN (RGB input Horizontal Enable area)

Register address	CaputureBaseAddress + 84 <sub>H</sub>						
Bit No.	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16	15 14 13	12 11 10 9 8 7 6 5 4 3 2 1 0			
Bit field name	Reserved	VIN_HVAL/RGBHST	Reserve d	VIN_HSIZE/RGBHEN			
R/W	RX	RW	RX	RW			
Initial value	X	X	X	X			

This register is the parameter to determine the valid pixel data in horizontal direction. This register is used for YC multiplex input format (R.BT601).

Bit 12-0 VIN\_HSIZE

Sets the size of valid pixel data in units of pixels.

RGBHEN

Sets the size of valid pixel data in units of 2 pixels.

Bit 25-16 VIN\_HVAL

Sets the starting position of valid pixel data. Set value + 1 is the starting position.

RGBHST

Sets the starting position of valid pixel data. Set value - 4 is the starting position.

#### RGBVEN (RGB input Vertical Enable area)

Register address	Сари	CaputureBaseAddress + 90 <sub>H</sub>							
Bit No.	31 30	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0							
Bit field name	Reser ved	RGB _VST _O	Pogowszo	RGBVST	Reserve d	RGBVEN			
R/W	RX	RW	RX	RX	RX	RX			
Initial value	X	0	X	X	X	X			

This register is the parameter to determine the valid pixel data in vertical direction. This register is used when using RGB input format.

Bit 12-0 RGBVEN (RGB input Vertical Enable area Size)

Sets the size of valid line that is in vertical direction.

Bit 25-16 RGBVST (RGB input Vertical Enable area Start position)

Sets the starting position of valid line data. Set value - 1 is the starting position.

Bit 29-28 RGBVST\_T\_O (RGB input Vertical Enable area Start position for Top field)

2bit signed integer

Starting position of valid line = RGBVST\_O + RGBVST\_BOTTOM, but there is no problem with the RGB input function of Carmine when RGBVST\_O=0.

#### VIN\_SS (Video INput Sync Set)

Register address	CaputureBaseAddress + 90 <sub>H</sub>								
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17	16	15 14 13 12 11 10 9 8 7 6 5 4 3 2	1	0				
Bit field name	Reserved	$_{ m RM}$	Reserved	HP	VP				
R/W	RX	R W	RX	R W	R W				
Initial value	X	0	X	0	0				

Sets edge detection of synchronizing signal. This register is used when using YC multiplex input format (R.BT601).

Bit 0 VP (VINVSYNC Polarity)

Sets the falling edge of VINVSYNC as VSYNC.

1 Sets the rising edge of VINVSYNC as VSYNC.

Bit 1 HP (VINHSYNC Polarity)

0 Sets the falling edge of VINHSYNC as HSYNC.

1 Sets the rising edge of VINHSYNC as HSYNC.

Bit 16 RM (RGB Input Mode select)

Be sure to set the bit to 1 when using RGB input mode.

0 Reservd

1 RGB666 Direct input Mode

# VIN\_VSAMP (Video INput Vsync SAMPling mode)

Register address	CaputureBaseAddress + 8C <sub>H</sub>			
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10	9 8	7 6 5 4 3 2 1	0
Bit field name	Reserved	VJITFLT	Reserved	FLDREV
R/W	RX	RW	RX	R W
Initial value	X	00	X	0

Bit 0 FLDREV(FieLD REVerse)

Reverses the logic of VINFID input.

0 Does not reverse the logic.

Reverses the logic.

Bit 9-8 VJITFLT(Vsync JITter FiLTer)

Sets the sampling method of horizontal synchronization signal that is input from VINHSYNC.

Select 00.

00 Performs sampling of HSYNC.

01 Reserved.

10 Reserved.

11 Reserved.

### VIN\_VLSAMP (Video INput Vertical Line SAMPling position)

Register address	Caputui	CaputureBaseAddress + 104 <sub>H</sub>												
Bit No.	31 30 29	28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13	12 11 10 9 8	7 6 5	4 3 2 1 0								
Bit field name	Reserve d	FLDSAMP	Reserved	VTOPORG	Reservd	VBOTORG								
R/W	RX	RW	RX	RW	RX	RW								
Initial value	X	X	X	X	X	X								

This register is the parameter to determine valid lines. This register is used when using YC multiplex input format (R.BT601).

Bit 4-0 VBOTORG

Sets the bottom field reference line. Set value + 1 is the line count.

Bit1 2-8 VTOPORG

Sets the top field reference line. Set value + 1 is the line count.

Bit 28-24 FLDSAMP

Sets the line count from VSYNC to detection of even/odd. Set value  $\pm$  1 is the line count.

# VIN\_VEN (Video INput Vertical Enable area)

Register address	CaputureBaseAddress + 108 <sub>H</sub>											
Bit No.	$31\ 30\ 29\ 28\ 27\ 26\ 25\ 24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0$											
Bit field name	Reserved	VIN_VVAL	Reserved	VIN_VSIZE								
R/W	RX	RW	RX	RW								
Initial value	X	X	X	X								

This register is the parameter to determine valid lines. This register is used when using YC multiplex input format (R.BT601).

Bit 11-0 VIN\_VSIZE

Sets the vertical valid line count.

Bit 20-16 VIN\_VVAL

Sets the vertical direction valid image starting line.

### MDS (MoDe Select)

Register address	CaputureBaseAddress + 178 <sub>H</sub>		
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	5 4	3 2 1 0
Bit field name	Reserved	YCM IM	Reserved
R/W	RX	RW	RX
Initial value	X	00	X

Bit 5-4 YCMIM (YC Multiplex video Input Mode)

Selects input mode for YC multiplex (R.BT601) format.

Normally, use Case1. Case2 is an optional function.

00 YC multiplex (R.BT601) format input mode = Case2

01 Reserved

10 Reserved

YC multiplex (R.BT601) format input mode = Case1

[Detection of synchronization error] (optional function)

<This function is common to YC multiplex and R.BT656>

# VINLC (Video INput Line Count)

Register address	CaputureBaseAddress + 104C <sub>H</sub>	
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13	12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Reserved	VIN_LINE_NO_kep
R/W	RX	R
Initial value	X	0

Bit 12-0 VIN\_LINE\_NO\_kep

Indicates the line count of 1 frame (field) (the blanking period is also included). Displayed value + 1 is the line count.

### VHSLS (Video Input HSYNC Long/Short)

Register address	Сари	CaputureBaseAddress + 1054 <sub>H</sub>												
Bit No.	31 30	29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14	13 12 11 10 9 8 7 6 5 4 3 2 1 0										
Bit field name	Reserved	VIN_HS_LONG	Reserved	VIN_HS_SHORT										
R/W	RX	RW	RX	RW										
Initial value	X	X	X	X										

Bit 13-0 VIN\_HS\_SHORT Sets video input short interval HSYNC monitoring.

When the input VINHSYNC is equal to or less than the set interval,

HSS\_err is set to 1. Set value + 1 is the cycle.

Bit 29-16 VIN\_HS\_LONG Sets video input long interval HSYNC monitoring.

When the input VINVSYNC exceeds the set interval, HSL\_err is set to 1.  $\,$ 

Set value + 1 is the cycle.

# VHSDC (Video input HSync Down Count)

Register address	С	CaputureBaseAddress + 1058н											
Bit No.	31	3130[29]28[27]26[25]24[23]22[21]20[19]18[17]16[15]14[13]12[11]10[9]8[7]6[5]4[3]2[1]0											
Bit field name	VIN_EHSYNC_MSK	Reserved	Reserved	Reserved	VIN_HDOWN_CNT								
R/W	R W	RX	R W	RX	RW								
Initial value	0	X	0	X	0								

Bit 7-0 VIN\_HDOWN\_CNT Sets the video input HSYNC disconnection monitoring cycle.

When VSYNC disconnection exceeds the set cycle, HS\_err is set to 1.

Set value + 1 is the cycle.

Bit 31 VIN\_EHSYNC\_MSK Video input error HSYNC mask (only YC multiplex input mode)

Masks the range equal to or smaller than the value set for VIN\_HS\_SHORT. When this range is masked, VINHSYNC input

during this period is not detected.

O: No mask

### VVSLS (Video input VSync Long/Short)

Register address	CaputureBaseAddress + 1060 <sub>H</sub>												
Bit No.	31 30 29	28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13	12 11 10 9 8 7 6 5 4 3 2 1 0									
Bit field name	Reserve d	VIN_VS_LONG	Reserve d	VIN_VS_SHORT									
R/W	RX	RW	RX	RW									
Initial value	X	X	X	X									

Bit 12-0 VIN\_VS\_SHORT Sets video input short interval VSYNC monitoring.

When the input VINVSYNC is equal to or less than the set interval,

VSS\_err is set to 1. Set value + 1 is the cycle.

Bit  $28 \cdot 16$  VIN\_VS\_LONG Sets video input long interval VHSYNC monitoring .

When the input VINVSYNC exceeds the set interval, VSL\_err is set to 1.

Set value + 1 is the cycle.

# VVSDC (Video Input VSync Down Count)

Register address	aputureBaseAddress	s + 1064 <sub>H</sub>	
Bit No.	30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Bit field name		Reserved	VIN_VDOWN_CNT
R/W		R	RW
Initial value		0	0

Bit 7-0 VIN\_VDOWN\_CNT Sets the video input VSYNC disconnection monitoring cycle.

When VSYNC disconnection exceeds the set cycle, VS\_err is set to 1. Set value + 1 is the cycle.

Bit 31 VIN\_EVSYNC\_MSK Video input error VSYNC mask (only YC multiplex input mode)

Masks the range equal to or smaller than the value set for VIN\_VS\_SHORT. When this range is masked, VINVSYNC input during this period is not detected.

0: No mask1: Mask

# SYNC\_err (SYNC error)

Register address	CaputureBaseAd	ldre	ess -	+ 180 <sub>H</sub>									
Bit No.	31 30 29 28 27 26	25	24	23 22 21 20 19 18 17	16	15 14 13 12 11 10	9	8	7	6 5	4 3	2 1	0
Bit field name	Reserved	VSL_err	VSS_err	Reserved	VS_err	Reserved	HSL_err	HSS_err		Res	erved		HS err
R/W	RX	R W 0	R W 0	RX	R W 0	RX	R W 0	R W 0		I	RX		R W 0
Initial value	X	0	0	X	0	X	0	0			X		0

This register is the video synchronizing signal interrupt status register. It is cleared when 0 is input to it.

Bit 0	HS_err (Hsync error)		
	1: Video input HSYNC disconnection error	0:	No error
Bit 8	HSS_err (HSync Short error)		
	1: Video input short interval HSYNC error	0:	No error
Bit 9	HSL_err (Hsync Long error)		
	1: Video input long interval HSYNC error	0:	No error
Bit 16	VS_err (Vsync down error)		
	1: Video input VSYNC disconnection error	0:	No error
Bit 24	VSS_err (Vsync Short error)		
	1: Video input short interval VSYNC error	0:	No error
Bit 25	VSL_err (Vsync Long error)		
	1: Video input long interval VSYNC error	0:	$No\;error$

# SYNC\_err\_MSK (SYNC error MaSK)

Register address	CaputureBaseAd	dre	ss -	+ 184 <sub>H</sub>						
Bit No.	31 30 29 28 27 26	25	24	23 22 21 20 19 18 17	16	15 14 13 12 11 10	9	8	7 6 5 4 3 2 1	0
Bit field name	Reserved	MVSL_err	MVSS_err	Reserved	MVS_err	Reserved	MHSL_err	MHSS_err	Reserved	MHS_err
R/W	RX	R W	R W	RX	R W	RX	R W		RX	R W
Initial value	X	0	0	X	0	X	0	0	X	0

Masks the interrupt of video synchronizing signal.

Bit 0	MHS_err (Mask HSync error)		
	1: No mask	0:	Mask
Bit 8	MHSS_err (Mask HSync Short error)		
	1: No mask	0:	${\bf Mask}$
Bit 9	MHSL_err (Mask HSync Long error)		
	1: No mask	0:	${\bf Mask}$
Bit 16	MVS_err (Mask VSync error)		
	1: No mask	0:	Mask
Bit 24	MVSS_err (Mask VSync Short error)		
	1: No mask	0:	Mask
Bit 25	MVSL_err (Mask VSync Long error)		
	1: No mask	0:	Mask

[Detection of code error]

(Only for R.BT656 format input)

# CDCN (Capture Data Count for NTSC)

Register address	CaputureBaseAddress + 1000 <sub>H</sub>					
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0					
Bit field name	Reserve d	BDCN	Reserve d	VDCN		
R/W	RX	RW	RX	RW		
Initial value	X	0x10f (271)	X	0x5A3 (1443)		

Sets the input video stream data count for when NTSC format is used.

(This register is only enabled when R.BT656 format is used.)


Bit 12-0 VDCN (Valid Data Count for NTSC)

Sets the data count for the valid period for when NTSC format is used. Set value  $\pm$  1 is the data count.

Bit 28-16 BDCN (Blanking Data Count for NTSC)

Sets the data count for the blanking period for when NTSC format is used. Set value + 1 is the data count.

The range of VDCN and BDCN is as shown in the figure below.



SAV: start of active video timing reference code EAV: end of active video timing reference code

T: clock period 37 ns nom.

### CDCP (Capture Data Count for PAL)

Register address	CaputureBaseAddress + 1004 <sub>H</sub>				
Bit No.	31 30 29	28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13	12 11 10 9 8 7 6 5 4 3 2 1 0	
Bit field name	Reserve d	BDCP	Reserve d	VDCP	
R/W	RX	RW	RX	RW	
Initial value	X	0x11B(283)	X	0x5A3(1443)	

Sets the input video stream data count for when PAL format is used.

(This register is only enabled when R.BT656 format is used.)

Bit 12-0 VDCP (Valid Data Count for PAL)

Sets the data count for the valid period for when PAL format is used. Set value + 1 is the data count.

coun

Bit 28-16 BDCP (Blanking Data Count for PAL)

Sets the data count for the blanking period for when PAL format is used. Set value + 1 is the data

count.

#### CDCNS (Capture Data Count for NTSC Short)

Register address	CaputureBaseAddress + 1018 <sub>H</sub>					
Bit No.	31 30 29	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0				
Bit field name	Reserve d	BDCN_S	Reserve d	VDCN_S		
R/W	RX	RW	RX	RW		
Initial value	X	0x10f(271)	X	0x5A3(1443)		

Sets the short interval input video stream data count for when NTSC format is used.

(This register is only enabled when R.BT656 format is used.)

Bit 12-0 VDCN\_S (Valid Data Count for NTSC Short)

Sets the data count for the valid period for when NTSC format is used. Set value + 1 is the data count.

Bit 28-16 BDCN\_S (Blanking Data Count for NTSC Short)

Sets the data count for the blanking period for when NTSC format is used. Set value + 1 is the data count.

### CDCPS (Capture Data Count for PAL Short)

count.

Register address	Caputui	CaputureBaseAddress + 101C <sub>H</sub>					
Bit No.	31 30 29	1130 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0					
Bit field name	Reserved	$\mathrm{BDCP\_S}$	Reserved	$VDCP\_S$			
R/W	RX	RW	RX	RW			
Initial value	X	0x11B (283)	X	0x5A3 (1443)			

Sets the short interval input video stream data count for when PAL format is used.

(This register is only enabled when R.BT656 format is used.)

Bit 12-0 VDCP\_S (Valid Data Count for PAL Short)
Sets the data count for the valid period for when PAL format is used. Set value + 1 is the data

Bit 28-16 BDCP\_S (Blanking Data Count for PAL Short)

Sets the data count for the blanking period for when PAL format is used. Set value + 1 is the data

#### VCS (Video Capture Status)

Register address	CaputureBaseAddress + 08 <sub>H</sub>					
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7	6 5 4 3 2 1 0				
Bit field name	Reserve	CE0				
R/W	RX	RW0				
Initial value	X	00000				

This register is the status register to show that error occurs in the input R.BT656 code. To detect error in code if it occurs, set VS of VCM to NTSC or PAL. When it is set to NTSC, the data count of the capture data count register (CDCN, CDCN\_S) is referenced; when set to PAL, the data count of the capture data count register (CDCP, CDCP\_S) is referenced. If the data count does not match the stream data count or if undefined code is detected in the fourth word of SAV/EAV, bit6-0 of the video capture status register (VCS) is set as shown below. (For code definition, see 8.6.1 R.BT656YUV422 input format.)

Bit 0	1:	R.BT656 undefined error (code bit7)	0:	No error
Bit 1	1:	R.BT656 undefined error (code bit7-4)	0:	No error
Bit 2	1:	R.BT656 undefined error (code bit7-0)	0:	No error
Bit 3	1:	R.BT656 long interval H code error (SAV)	0:	No error
Bit 4	1:	R.BT656 long interval H code error (EAV)	0:	No error
Bit 5	1:	R.BT656 short interval H code error (SAV)	0:	No error
Bit 6	1:	R.BT656 short interval H code error (EAV)	0:	No error

#### VCS\_MSK (Video Capture Status MaSK)

Register address	CaputureBaseAddress + 0C <sub>H</sub>			
Bit No.	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7	6 5 4 3 2 1 0		
Bit field name	Reserve MSK_CE0			
R/W	RX RW			
Initial value	X	00000		

Bit 0	1:	R.BT656 undefined error (code bit 7) mask absent	0:	R.BT656 undefined error (code bit 7) mask present
Bit 1	1:	R.BT656 undefined error (code bit 7-4) mask absent	0:	R.BT656 undefined error (code bit 7-4) mask present
Bit 2	1:	R.BT656 undefined error (code bit 7-0) mask absent	0:	R.BT656 undefined error (code bit 7-0) mask present
Bit 3	1:	R.BT656 long interval H code error (SAV) mask absent	0:	R.BT656 long interval H code error (SAV) mask present
Bit 4	1:	R.BT656 long interval H code error (EAV) mask absent	0:	R.BT656 long interval H code error (EAV) mask present
Bit 5	1:	R.BT656 short interval H code error (SAV) mask absent	0:	R.BT656 short interval H code error (SAV) mask present
Bit 6	1:	R.BT656 short interval H code error (EAV) mask absent	0:	R.BT656 short interval H code error (EAV) mask present

### 9 Electrical Characteristics

### 9.1 Maximum Rating

Table 9.1 shows the maximum ratings.

Table 9.1 Maximum ratings

Parameter	Symbol	Maximum rating	Unit
Power supply voltage	V <sub>DDI</sub> (*1) V <sub>DDE</sub> V <sub>DDE</sub> 1,2,3	-0.5 < VDDI < 1.8(*1) -0.5 < VDDE <4.0 -0.5 < VDDE1,2,3 < 4.0	V
Input voltage	VI	-0.5 < VI < VDDI+0.5 (≤ 1.8) -0.5 < VI < VDDE +0.5 (≤ 4.0) -0.5 < VI < VDDE1,2,3 +0.5 (≤ 4.0)	V
Output voltage	Vo	-0.5 < VO < VDDI+0.5 (≤ 1.8) -0.5 < VO < VDDE +0.5 (≤ 4.0) -0.5 < VO < VDDE1,2,3 +0.5 (≤ 4.0)	V
Storage ambient temperature	TST	-55 < TST < +125	°C
Operating junction temperature	Tj	-40 < Tj < 125	°C

(\*1): Internal power supply

#### Notes:

- Applying stress exceeding the maximum ratings (voltage, current, humidity, etc.) may cause damage to semiconductor devices. Never exceed the ratings above.
- Never connect IC outputs or I/O pins directly, or connect them to V<sub>DD</sub> or V<sub>SS</sub> directly; otherwise thermal destruction of elements will result, but which does not apply to pins designed to prevent signal collision.
- Provide ESD protection, such as grounding when handling the product; otherwise externally-charged electric charge flows inside the IC and discharges, which may result in damage to the circuit.
- Applying voltage higher than V<sub>DD</sub> or lower than V<sub>SS</sub> to I/O pins of CMOS IC, or applying voltage
  higher than the ratings between V<sub>DD</sub> and V<sub>SS</sub> may cause latch up. The latch up increases supply
  current, resulting in thermal destruction of elements. When handling the product, never exceed
  the maximum ratings.

# 9.2 Recommended operating conditions

### 9.2.1 3.3 V Standard CMOS I/O

Table 9.2 shows the recommended operating conditions for the standard CMOS.

Table 9.2 Recommended Operating Conditions

Paramotor	Parameter		Rating			
1 arameter			Min.	Тур.	Max.	Unit
Power supply voltage		V <sub>DDE</sub> V <sub>DDI</sub>	3.0 1.1	3.3 1.2	3.6 1.3	V
Input voltage (High level)	3.3 V CMOS	V <sub>IH</sub>	2.0	,	$V_{\rm DDE}$ + 0.3	V
Input voltage 3.3 V (Low level) CMOS		VIL	-0.3		0.8	v
Operating ambient temperature		$T_{A}$	-40		85	°C

#### 9.2.2 Graphics Memory I/O

Table 9.3 SSTL2 Recommended Operating Conditions (JEDEC JESD8-9B compliant)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power supply voltage	V <sub>DDE</sub> 1,2,3	2.3	2.5	2.7	V
rower supply voltage	$V_{\mathrm{DDI}}$	1.1	1.2	1.3	V
Reference voltage	$V_{ m REF}$	1.13	1.25	1.38	V
Termination voltage	$V_{TT}$	V <sub>REF</sub> - 0.04	$V_{ m REF}$	V <sub>REF</sub> + 0.04	V
H level input voltage (DC)	V <sub>IH</sub> (DC)	$V_{REF} + 0.15$	_	$V_{\rm DDE}$ + 0.3	V
L level input voltage (DC)	V <sub>IL</sub> (DC)	-0.3	_	V <sub>REF</sub> - 0.15	V
H level input voltage (AC)	V <sub>IH</sub> (AC)	VREF + 0.31	_	$V_{\rm DDE} + 0.3$	V
L level input voltage (AC)	V <sub>IL</sub> (AC)	-0.3	_	V <sub>REF</sub> - 0.31	V
Junction temperature	Tj	-40	_	125	°C

Table 9.4 2.5 V LVCMOS Recommended Operating Conditions (JEDEC JESD8-5 compliant)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power supply voltage	$V_{\rm DDE}1,2,3$	2.3	2.5	2.7	V
rower supply voltage	$V_{\mathrm{DDI}}$	1.1	1.2	1.3	V
H level input voltage	V <sub>IH</sub>	1.7		V <sub>DDE</sub> +0.3	V
L level input voltage	$V_{\mathrm{IL}}$	-0.3		0.7	V
Junction temperature	Tj	-40	_	125	°C

Table 9.5 3.3 V LVCMOS Recommended Operating Conditions (JEDEC JESD8-5 compliant)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power cumply voltage	$V_{\rm DDE}1,2,3$	3.0	3.3	3.6	V
Power supply voltage	$V_{\mathrm{DDI}}$	1.1	1.2	1.3	V
H level input voltage	V <sub>IH</sub>	2.0	_	VDDE+0.3	V
L level input voltage	$V_{ m IL}$	-0.3	_	0.8	V
Junction temperature	Tj	-40	_	125	°C

#### Notes:

The recommended operating conditions are primarily intended to assure the normal operation of semiconductor device. The values of electrical characteristics are guaranteed under the requirements above, so use the product accordingly. Using the product without observing the conditions may affect the product's reliability. Performance of this product is not guaranteed if used under unspecified conditions and by an unspecified combination of logic. Be sure to contact Fujitsu when using the product under such conditions.

#### 9.3 Precautions at Power ON

#### 9.3.1 Recommended Power ON/OFF Sequence

Follow the power ON/OFF sequence as shown below:

<ON>:  $V_{DDI}$  (internal)  $\rightarrow$   $V_{DDE}$  (external)  $\rightarrow$  Signal

 $\langle OFF \rangle$ : Signal  $\rightarrow V_{DDE}$  (external)  $\rightarrow V_{DDI}$  (internal)




Fig. 9.1 Recommended Power ON/OFF Sequence (1)

There is no limitation on the sequence if the following condition is met. (Fig. 9.2)

• Do not apply V<sub>DDE</sub> (external) more than a second continuously when V<sub>DDI</sub> (internal) is OFF.





Fig. 9.2 Recommended Power ON/OFF Sequence (2)

- CMOS IC is unstable immediately after power ON. Immediately reset the IC.
- Set the reset pins (PLLRESET, TRST, XRST, and DLL\_RST) to Low when power ON.
- Input a clock to CLK pin immediately after power ON.
- It requires at least 100 clocks of CLK pin for the reset signal "L" applied to the XRST pin to be transmitted to all the internal circuits.
- For stable oscillation, supply stable clock to PLL before resetting the PLLRESET pin is cancelled.
- When power is ON or OFF, keep the power for PLLV<sub>DD</sub> (PLL) from becoming higher than V<sub>DDI</sub>.
- For the VDDE1 to 3, VREF, and VTT, conform to the DDR-SDRAM specifications. There is no limitation in Carmine.

#### 9.3.2 Power ON Reset



- 3. Input the TRST, PLLRESET, XRST, DLL\_RST pins to Low when power ON.
- 4. Keep the TRST and PLLRESET pins High after inputting Low level for 2 μs or more.
- 5. Keep the XRST pin High after inputting Low level for further 200  $\mu s$  or more than the PLLRESET signal.
- 6. Keep the DLL\_RST pin High after inputting Low level for further one µs or more than the XRST signal.
- 7. At this point, registers other than those in the memory controller can be accessed.
- 8. Access the memory controller or external memory after 200 µs elapses.

### 9.4 DC Characteristics

#### 9.4.1 3.3 V Standard CMOS I/O

Table 9.6 shows 3.3 V Standard CMOS I/O DC characteristics.

Table 9.6 Standard CMOS I/O DC Characteristics

Measurement condition:  $V_{DDE} = 3.3 \pm 0.3 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_j = -40 \text{ to } 125^{\circ}\text{C}$ 

Parameter	Symbol	Condition		Rating		V	Unit
rarameter	Symbol	Condition		Min.	Тур.	Max.	Unit
H level input voltage	V <sub>IH</sub>			2.0		V <sub>DDE</sub> +0.3	V
L level input voltage	VIL			-0.3		0.8	V
H level output voltage	Vон	ΙΟΗ = -100 μΑ		V <sub>DDE</sub> -0.2		V <sub>DDE</sub>	V
L level output voltage	Vol	IOL = 100 μA		0		0.2	V
***		Driving capability 1	IOH = 4 mA				
H level output V-I characteristic	_	Driving capability 2	IOH = 6 mA				
Characteristic		Driving capability 3	IOH = 8 mA	Con Fig. 0.2to Fig. 0.5 V-1 phagastagistics			
		Driving capability 1	IOL = 4 mA	See Fig. 9.3 to Fig. 9.5 V-1 charact		characteristics.	
L level output V-I characteristic	_	Driving capability 2	IOL = 6 mA				_
3		Driving capability 3	IOL = 8 mA				
Input leakage current	$I_L$			_	_	±4	μΑ

#### Notes:

Driving capabilities 1 to 3 in the table above indicate the following external pins:

Driving capability 1: CAP0B5 to 0, CAP0G5 to 3, CAP0HS, CAP0VS, CAP1VI0

Driving capability 2: CAP0FID, CAP1VI6 to 4, HSYNC1, 0, VSYNC1, 0

Driving capability 3: DCLKO1, 0, CSYNC1, 0,

 $DB0\_1\ to\ 0,\ DB1\_1\ to\ 0,\ DB2\_1\ to\ 0,\ DB3\_1\ to\ 0,\ DB4\_1\ to\ 0,\ DB5\_1\ to\ 0,\ DB6\_1\ to\ 0,\ DB7\_1\ to\ 0,\ DB1\_1\ to\ 0,\ DG1\_1\ to\ 0,\ DG2\_1\ to\ 0,\ DG3\_1\ to\ 0,\ DG4\_1\ to\ 0,\ DG5\_1\ to\ 0,\ DG6\_1\ to\ 0,\ DG6\_$ 


DG7\_1 to 0,

 $DR0\_1\ to\ 0,\ DR1\_1\ to\ 0,\ DR2\_1\ to\ 0,\ DR3\_1\ to\ 0,\ DR4\_1\ to\ 0,\ DR5\_1\ to\ 0,\ DR6\_1\ to\ 0,\ DR7\_1\ to\ 0,$ 

GV1 to 0

# 3.3 V Standard CMOS I/O V-I Characteristic (Driving capability 1)

Conditions	MIN: Process = Slow	Tj = 125°C	$V_{\rm DDE} = 3.0 \text{ V}$
	TYP: Process = Typical	$Tj = 25^{\circ}C$	$V_{\rm DDE} = 3.3 \text{ V}$
	MAX: Process = Fast	$Tj = -40^{\circ}C$	$V_{\rm DDE} = 3.6 \text{ V}$







Fig. 9.3 3.3 V Standard CMOS I/O V-I Characteristic (Driving capability 1)

# 3.3 V Standard CMOS I/O V-I Characteristic (Driving capability 2)

Co	nditions	MIN:	Process = Slow	$Tj = 125^{\circ}C$	$V_{\rm DDE} = 3.0 \text{ V}$
		TYP:	Process = Typical	$Tj = 25^{\circ}C$	$V_{\rm DDE} = 3.3 \text{ V}$
		MAX:	Process = Fast	Tj = -40°C	$V_{\rm DDE} = 3.6 \text{ V}$







Fig. 9.4  $\,$  3.3 V Standard CMOS I/O V-I Characteristic (Driving capability 2)

# $3.3~\mathrm{V}$ Standard CMOS I/O V-I Characteristics (Driving capability 3)

Conditions	MIN: P	Process = Slow	Tj = 125°C	$VD_{DE} = 3.0 V$
	TYP: P	Process = Typical	$Tj = 25^{\circ}C$	$V_{\rm DDE} = 3.3 \text{ V}$
	MAX: I	Process = Fast	Tj = -40°C	$V_{\rm DDE} = 3.6 \text{ V}$






Fig. 9.5 3.3 V Standard CMOS I/O V-I Characteristic (Driving capability 3)

### 9.4.2 3.3~V~66~MHz~PCI~I/O

Table 9.7 shows 3.3 V 66 MHz PCI I/O DC characteristics.


Table 9.7 3.3 V 66 MHz PCI I/O DC characteristics

Danamatan	Cb al	Condition	Rating	– Unit	
Parameter	Symbol	Condition	Min.	Max.	- Unit
Supply Voltage	$V_{\rm CC}$		3.0	3.6	V
Input High Voltage	$V_{\mathrm{IH}}$		$0.5\;V_{\rm CC}$	Vec +0.5	V
Input Low Voltage	$V_{\rm IL}$		-0.5	$0.3 \ V_{\rm CC}$	V
Input Pull-up Voltage	$V_{\mathrm{IPU}}$		$0.7 \ V_{\rm CC}$		V
Input Leakage Current	${ m I}_{ m IL}$	$0 < V_{\rm IN} < V_{\rm CC}$		±10	μΑ
Output High Voltage	$V_{\mathrm{OH}}$	Iout = -0.5  mA	$0.9~\mathrm{Vcc}$		V
Output Low Voltage	$V_{\mathrm{OL}}$	Iout = 1.5  mA		$0.1~\mathrm{V_{CC}}$	V

Note: External pins for PCI I/O are as follows.

AD31-0, PAR, DEVSEL, PERR, SERR, STOP, TRDY, XINT

#### PCI I/O I-V Characteristics






Fig. 9.6  $\,$  3.3 V 66 Mz PCI I/O V-I Characteristic

#### 9.4.3 Graphics Memory I/O

Table 9.8 shows SSTL2, Table 9.9 shows 2.5V LVCMOS and Table 9.10 shows 3.3V LVCMOS DC characteristics respectively.

Table 9.8 SSTL2 DC Characteristic

Parameter	Symbol	Condition	l	Min.	Тур.	Max.	Unit
		Driving capability 1 (*1)	$I_{OH} = -8.1 \text{ mA}$	1.74			
H level output voltage	$V_{\mathrm{OH}}$	Driving capability 2	I <sub>OH</sub> =-12.0 mA	1.84	_	$V_{\mathrm{DDE}}$	V
		Driving capability 3 (*2)	I <sub>OH</sub> =-16.2 mA	1.94			
		Driving capability 1 (*1)	$I_{\rm OL}$ = 8.1 mA			0.56	
L level output voltage	$V_{\mathrm{OL}}$	Driving capability 2	$I_{OL} = 12.0 \text{ mA}$	0	_	0.46	V
		Driving capability 3 (*2)	$I_{OL} = 16.2 \text{ mA}$			0.36	

(\*1): Equivalent to JEDEC JESD8-9B SSTL2 CLASS-I

(\*2): Equivalent to JEDEC JESD8-9B SSTL2 CLASS-II

Table 9.9 2.5 V LVCMOS DC Characteristic

Parameter	Symbol	Condition		Min.	Typ.	Max.	Unit
H level output voltage		Driving capability 1	Equivalent to 8 mA buffer				
	$V_{\mathrm{OH}}$	Driving capability 2	Equivalent to 12 mA buffer				V
Voltage		Driving capability 3	Equivalent to 16 mA buffer	See $F$	See Figure 9-7 to 9-9		
T 1 1		Driving capability 1	Equivalent to 8 mA buffer	V-1 characteristics.			
L level output voltage	-	Driving capability 2	Equivalent to 12 mA buffer			V	
		Driving capability 3	Equivalent to 16 mA buffer				

Table 9.10 3.3 V LVCMOS DC Characteristic

Parameter	Symbol	Condition		Min.	Typ.	Max.	Unit
III 1 1 1 1 1 1		Driving capability 1	Equivalent to 8 mA buffer				
H level output voltage	Vон	Driving capability 2	Equivalent to 12 mA buffer	~ -			V
voltage		Driving capability 3	ility 3 Equivalent to 16 mA buffer		See Figure 9-7 to 9-9 V-1 characteristic		
.,,,		Driving capability 1 Equivalent to 8 mA buffer		figures.		istic	
L level output voltage	$V_{\mathrm{OL}}$	Driving capability 2	Equivalent to 12 mA buffer	ngures.		V	
voltage		Driving capability 3	Equivalent to 16 mA buffer				

#### Notes:


9. External pins for graphic memory IO Buffer are as follows.

MCK\_1 to 0, XMCK\_1 to 0, MDQ63 to 0, MDQS7 to 0, MDM7 to 0, MA13 to 0, MBA1 to 0, MCKE, MCS, MRAS, MCAS, MWE, LOOP1 to 0, LOOP11 to 0, CKE\_START, DLL\_RST

- 10. Fujitsu recommends "driving capability 2". (For details, Guideline for PCB design)
- 11. Driving capability of each external pin cannot be changed.
- 12. When using with other than "driving capability 2", contact Fujitsu.

# $2.5~\mathrm{V}$ LVCMOS V-I Characteristic (Driving capability 1)

Conditions	MIN:	Process = Slow	$Tj = 125^{\circ}C$	$V_{\rm DDE} = 2.3 \ V$
	TYP:	Process = Typical	$\mathrm{Tj} = 25^{\circ}\mathrm{C}$	$V_{\rm DDE}$ = 2.5 V
	MAX:	Process = Fast	Tj = -40°C	$V_{\rm DDE}$ = 2.7 V







Fig. 9.7 2.5 V LVCMOS V-I Characteristic (Driving capability 1)

# $2.5~\mathrm{V}$ LVCMOS V-I Characteristic (Driving capability 2)

Conditions	MIN: Process = Slo	ow $Tj = 125$ °C	$V_{\rm DDE}$ = 2.3 V
	TYP: Process = Ty	pical $Tj = 25^{\circ}C$	$V_{\mathrm{DDE}} = 2.5 \ \mathrm{V}$
	MAX: $Process = Fa$	ast $Tj = -40^{\circ}C$	$V_{\rm DDE} = 2.7 \text{ V}$







Fig. 9.8 2.5 V LVCMOS V-I Characteristic (Driving capability 2)

# $2.5~\mathrm{V}$ LVCMOS V-I Characteristic (Driving capability 3)

Conditions	MIN:	Process = Slow	Tj = 125°C	$V_{\rm DDE} = 2.3 \text{ V}$
	TYP:	Process = Typical	$\mathrm{Tj} = 25^{\circ}\mathrm{C}$	$V_{\rm DDE}$ = 2.5 V
	MAX:	Process = Fast	Tj = -40°C	$V_{\rm DDE}$ = 2.7 V







Fig. 9.9 2.5 V LVCMOS V-I Characteristic (Driving capability 32)

# 3.3 V LVCMOS V-I Characteristic (Driving capability 1)

Conditions	MIN:	Process = Slow	$Tj = 125^{\circ}C$	$V_{\rm DDE} = 3.0 \text{ V}$
	TYP:	Process = Typical	$\mathrm{Tj} = 25^{\circ}\mathrm{C}$	$V_{\rm DDE} = 3.3 \text{ V}$
	MAX:	Process = Fast	Tj = -40°C	$V_{\rm DDE} = 3.6 \text{ V}$






Fig. 9.10 3.3 V LVCMOS V-I Characteristic (Driving capability 1)

### 3.3 V LVCMOS V-I Characteristic (Driving capability 2)

Conditions	MIN:	Process = Slow	$Tj = 125^{\circ}C$	$V_{\rm DDE} = 3.0 \text{ V}$
	TYP:	Process = Typical	$Tj = 25^{\circ}C$	$V_{\rm DDE} = 3.3 \text{ V}$
	MAX:	Process = Fast	Tj = -40°C	$V_{\rm DDE} = 3.6 \text{ V}$




Fig. 9.11 3.3 V LVCMOS V-I Characteristic (Driving capability 2)

# 3.3 V LVCMOS V-I Characteristic (Driving capability 3)

Conditions	MIN:	Process = Slow	$Tj = 125^{\circ}C$	$V_{\rm DDE} = 3.0 \text{ V}$
	TYP:	Process = Typical	$Tj = 25^{\circ}C$	$V_{\rm DDE}$ = 3.3 V
	MAX:	Process = Fast	Tj = -40°C	$V_{\rm DDE} = 3.6 \text{ V}$




Fig. 9.12 3.3 V LVCMOS V-I Characteristic (Driving capability 3)

#### 9.4.4 I<sup>2</sup>C Bus Fast Mode I/O

Table 9.11 I<sup>2</sup>C I/O DC Characteristic

Parameter & Condition	C h1	Standa	rd Mode	Fast	Mode	Unit
Parameter & Condition	Symbol	Min.	Max.	Min.	Max.	Unit
"L" Level Input Voltage	$V_{\rm IL}$	-0.5	$0.3V_{\mathrm{DDE}}$	-0.5	$V_{ m DDE}$	V
"H" Level Input Voltage	$V_{\mathrm{IH}}$	$0.7 V_{ m DDE}$	(1)	$0.7 V_{ m DDE}$	(1)	V
Schmitt Trigger Hysterisys VDDE > 2 [v]	Vhys	n/a	n/a	$0.05 V_{\mathrm{DDE}}$	_	V
"L" Level Output Voltage Sink Current 3 [mA] VDDE > 2 [v]	Vol1	0	0.4	0	0.4	V
Output Slew Rate (Tfall) Bus Capacitance 10 [pF] to 400 [pF] VIHmin to VILmax	tof	_	250 (2)	20 + 0.1Cb (2)	250 (2)	ns
Data Line Leakage Input Voltage 01. to 0.9 V <sub>DDE</sub> max	Ii	-10	10	-10	10	μА
I/O pin Capacitance	Ci	_	10		10	pF

- (1) The I<sup>2</sup>C Bus Fast Mode I/O Buffer is downward compatible with Standard Mode.
- (2) 90 nm Technology: Complies with the maximum ratings 4 [v].
- (3) The maximum Tf (300 ns) of SDA and SCL bus lines shown in is greater than the maximum tof (250 ns) at output level. In this case, the series protection resistance can be connected between bus lines of SDA and SCL without exceeding the maximum rating Tf.
- (4) Cb: Capacitance for one bus line (Unit: pF).
- (5) The I<sup>2</sup>C Bus Fast Mode I/O Buffer itself has no function to prevent a spike of 50 ns pulse width (max.). Therefore, provide any input filter to prevent a spike for both internal or external semiconductor device.

#### Remark:

External pins for I<sup>2</sup>C IO Buffer are as follows.

SCL, SDA

# ${ m I^2C~IO~V^{ ext{-}1}}$ Characteristic Figure




Fig. 9.13 I<sup>2</sup>C V-I Characteristic Figure

# 9.5 Alternate Current (AC) Characteristics

### 9.5.1 PCI Interface

Table 9.12 PCI Interface

Parameter	Signal	Abbrev.		Values		Unit
			Min.	Тур.	Max.	
PCI Clock Period	PCLK	tPCLKP			66	MHz
PCI Clock Low Time	PCLK	${ m t_{PCLKL}}$	6			ns
PCI Clock High Time	PCLK	tPCLKH	6			ns
PCI Input Setup (bussed signals)	AD[31:0], C/BE[3:0], PAR, FRAME, IRDY, IDSEL	$ m t_{PS}$	3			ns
PCI Input Hold	AD[31:0], C/BE[3:0], PAR, FRAME, IRDY, IDSEL	t <sub>PH</sub>	0			ns
PCI Output Delay	AD[31:0], PAR, TRDY, STOP, DEVSEL, PERR, SERR	tpD	1.3		6	ns
Output load condition			10	_	30	pF

### 9.5.2 Display Interface

Common to UNIT0, UNIT1.

Table 9.13 Clock

Parameter	Cromb al	Condition		Rating	Unit	
rarameter	Symbol	Condition	Min.	Typ.	Max.	Onit
DCLKI frequency	${ m f}_{ m DCLKI}$	*1			106	MHz
DCLKI H duration	thdclki		3			ns
DCLKI L duration	tldclki		3			ns
DCLKO frequency	$f_{ m DCLKO}$	*1			106	MHz

<sup>(\*1)</sup> Depends on display resolution.

Table 9.14 Input Signal

Parameter	Symbol	Condition		Rating	Unit		
rarameter	Symbol	Condition	Min.	Typ.	Max.	Onit	
HSYNC input pulse width	twhsynco	*1	3			clock	
	twhsync1	*2	3			clock	
HSYNC input setup time	$t_{ m SHSYNC}$	*2	6			ns	
HSYNC input hold time	thhsync	*2	1			ns	
VSYNC input pulse width	twhsync1		1			HSYNC 1 cycle	

<sup>(\*1)</sup> Applied for only PLL synchronization mode. Reference clock is internal PLL output.

Table 9.15 Output Signal

Parameter	Symbol	Condition		Unit			
i arameter	Symbol	Condition	Min.	Typ.	Max.	Oilit	
RGB output display time	$t_{ m RGB}$	*1	1		7.2	ns	
DISPE output display time	$ m t_{DEO}$	*1	1		7.2	ns	
HSYNC output display time	tohsync	*1	1		7.2	ns	
VSYNC output display time	$t_{ m DVSYNC}$	*1	1		7.2	ns	
CSYNC output display time	$t_{ m DCSYNC}$	*1	1		7.2	ns	
GV output display time	${ m t}_{ m DGV}$	*1	1		7.2	ns	
Output load condition		_	20	_	20	pF	

<sup>(\*1)</sup> Applied for the rising of the DCLKO.

<sup>(\*2)</sup> Applied for only DCLKI synchronization mode. Reference clock is DCLKI.

# 9.5.3 Video Capture Interface

UNIT0, UNIT1 are common.

Table 9.16 Clock

Parameter	Crombal	Condition		Unit		
rarameter	Symbol	Condition	Min.	Typ.	Max.	Onit
CCLK_656, CCLK_RGB frequency	$F_{CCLK}$	(*1)			80	MHz
CCLK_656, CCLK_RGB H period	thcclk		3			ns
CCLK_656, CCLK_RGB L period	tleck		3			ns

<sup>(\*1)</sup> Depends on video source resolution.

Table 9.17 Input Signal

Parameter	Symbol	Condition		Rating		Unit
rarameter	Symbol	Condition	Min.	Typ.	Max.	Onit
VI,RGB input setup time	${ m t}_{ m SVI}$		6			ns
VI,RGB input hold time	${ m t}_{ m HVI}$		1			ns
CAP0HS input setup time	tshsi		6			ns
CAP0HS input hold time	$ m t_{HHSI}$		1			ns
CAPOVS input setup time	tsvsi		6			ns
CAPOVS input hold time	t <sub>HVSI</sub>		1			ns
CAP0FID input setup time	tHCEN		6			ns
CAP0FID input hold time	thcen		1			ns

# 9.5.4 Graphics Memory Interface

The interface of this graphics memory supports DDR266 in JEDEC (JESD79D) DDR266.

### 9.5.5 I<sup>2</sup>C Interface

Table 9.18 I<sup>2</sup>C bus timing

Parameter			Minimum	Maximum	Unit
Ts2SDAI	SDA(I) setup time	standard	250		ns
		high-speed	100		ns
T <sub>H2SDAI</sub>	SCL(I) hold time	standard	0		ns
		high-speed	0		ns
Tescli	SCL(I) cycle time	standard	10.0		us
		high-speed	2.5		us
Twhscli	SCL(I) H period	standard	4.0	À	us
		high-speed	0.6		us
Twlscli	SCL(I) L period	standard	4.7		us
		high-speed	1.3		us
Tcsclo	SCL(O) cycle time	standard	2*m+2 (*2)		PCLK *1
		high-speed	int(1.5*m)+2 (*2)		PCLK *1
Twhsclo	SCL(O) H period	standard	m+2(*2)		PCLK *1
		high-speed	int(0.5*m)+2 (*2)		PCLK *1
Twlsclo	SCL(O) L period	standard	m(*2)		PCLK *1
		high-speed	m(*2)		PCLK *1
Tw2scli	SCL(I) setup time	standard	4.0		us
		high-speed	0.6		us
Th2SCLI	SCL(I) hold time	standard	4.7		us
		high-speed	1.3		us
Twbfi	bus free time	standard	4.7		us
	<u> </u>	high-speed	1.3		us
T <sub>S2SCLO</sub>	SCL(O) set up time	standard	m+2(*2)		PCLK *1
		high-speed	int(0.5*m)+2 (*2)		PCLK *1
Th2sclo	SCL(O) hold time	standard	m-2(*2)		PCLK *1
		high-speed	int(0.5*m)-2 (*2)		PCLK *1
Th2SDAO	SDA(O) hold time	¥	5		PCLK *1

<sup>(\*1)</sup> PCLK is an internal clock of I<sup>2</sup>C module. (66 MHz)

SDA, SCL electrical characteristic of bus line

Parameter	Crembal	Standar	rd Mode	Fast	Unit	
rarameter	Symbol	Min	Max	Min	Max	Onit
SCL clock frequency	fSCL	0	100	0	400	kHz
SDA, SCL signal rise time	tr	_	1000	20+0.1Cb (*1)	300	ns
SDA, SCL signal fall time	tf	_	300	20+0.1Cb (*1)	300	ns
SDA, SCL bus capacitance	Cb	_	400	-	400	pF

<sup>(\*1)</sup> Cb: Total capacitance for one bus line (Unit: pF).

<sup>(\*2)</sup> Refer to the clock control register (CCR) for the value of m.

### 9.5.6 Clock Reset

Table 9.19 PLL Clock

Parameter	Symbol	Condition		Rating		Unit
	Symbol	Condition	Min.	Typ.	Unit	
CLK clock frequency	tPLLA1		13.5		33.33	MHz
CLK pulse width	$ m t_{PLLW}$		5			ns

Table 9.20 PLL Specification


Parameter	Rating	Description
Input frequency	33 MHz (Max)	
Output frequency	533 MHz	
Duty ratio	45 to 55%	Pulse width ratio to PLL output frequency
Jitter	±47ps	Cycle dispersion in consecutive two cycles
Lock up time	200 μs	

Table 9.21 Reset

Parameter	Symbol	Condition		Unit		
r arameter	Symbol	Min.		Typ.	Max.	Ome
PLLRESET enable time	tpllrst	(*1)	2			μs
TRST enable time	ttrst	(*1)	1			μs
XRST enable time	$t_{ m XRST}$	(*1)	100			CLK

<sup>(\*1)</sup> Follow the precautions in section 9.3 "Precautions at Power ON" when power is on.

### 9.6 AC Characteristics Measurement Conditions




 $tr, tf \le 5 ns$ 

 $V_{IH} = 2.0 \text{ V}, V_{IL} = 0.8 \text{ V} (3.3 \text{ V CMOS interface input})$ 


# 9.7 Timing Diagram

### 9.7.1 Display Interface


Clock



### HSYNC signal setup/hold




# Output signal delay (standard)




### Video Capture Interface

#### clock



### Video input




# 9.7.2 Graphics Memory Interface

The interface of this graphics memory supports DDR266 in JEDEC (JESD79D) DDR266.

### 9.7.3 I<sup>2</sup>C Interface

### I<sup>2</sup>C Bus Timing






Fig. 9.14 I2C bus timing

### **Interruption Timing**




Fig. 9.15 Interruption timing

