

# SRAM DATA BOOK

When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

 **HITACHI®**  
**SRAM DATA BOOK INDEX**

Section

Introduction

**1**

MOS Static RAM

**2**

Cache Static RAM and  
Fast SRAM Modules

**3**

MOS Pseudo Static RAM

**4**

ECL RAM

**5**

FIFO Memory

**6**



# SRAM DATA BOOK

## TABLE OF CONTENTS

Section 1			Page		
Introduction.....			iii		
QUICK REFERENCE GUIDE.....			v		
PACKAGE INFORMATION .....			1		
RELIABILITY OF HITACHI I.C. MEMORIES .....			12		
QUALITY ASSURANCE OF I.C. MEMORIES.....			20		
OUTLINE OF TESTING METHOD .....			26		
APPLICATION .....			27		
Section 2					
MOS Static RAM					
<b>16K</b>	<b>4K x 4</b>	HM6268 SERIES	High Speed CMOS Static RAM.....36		
	<b>16K x 1</b>	HM6267 SERIES	High Speed CMOS Static RAM.....43		
<b>64K</b>	<b>8K x 8</b>	HM6264A SERIES	Medium Speed CMOS Static RAM.....50		
		HM6288 SERIES	High Speed CMOS Static RAM.....59		
	<b>16K x 4</b>	HM6788 SERIES	High Speed Hi-BiCMOS Static RAM .....	67	
		HM6788H SERIES	High Speed Hi-BiCMOS Static RAM .....	71	
		HM6788HA SERIES	High Speed Hi-BiCMOS Static RAM .....	75	
		HM6289 SERIES	High Speed CMOS Static RAM (with OE).....	80	
		HM6789 SERIES	High Speed Hi-BiCMOS Static RAM (with OE).....	91	
		HM6789H SERIES	High Speed Hi-BiCMOS Static RAM (with OE).....	98	
	<b>64K x 1</b>	HM6789HA SERIES	High Speed Hi-BiCMOS Static RAM (with OE).....	105	
		HM6287 SERIES	High Speed CMOS Static RAM.....	113	
		HM6287H SERIES	High Speed CMOS Static RAM.....	120	
		HM6787 SERIES	High Speed Hi-BiCMOS Static RAM .....	129	
		HM6787H SERIES	High Speed Hi-BiCMOS Static RAM .....	134	
		HM6787HA SERIES	High Speed Hi-BiCMOS Static RAM .....	139	
<b>256K</b>	<b>32K x 8</b>	HM62256 SERIES	Medium Speed CMOS Static RAM.....144		
		HM62256A SERIES	Medium Speed CMOS Static RAM.....152		
		HM62832H SERIES	High Speed CMOS Static RAM.....160		
	<b>64K x 4</b>	HM62832UH SERIES	High Speed CMOS Static RAM.....166		
		HM67832SH SERIES	High Speed Hi-BiCMOS Static RAM .....	173	
		HM6208H SERIES	High Speed CMOS Static RAM.....	181	
		HM6708 SERIES	High Speed Hi-BiCMOS Static RAM .....	187	
		HM6708A SERIES	High Speed Hi-BiCMOS Static RAM .....	188	
		HM6708SH SERIES	High Speed Hi-BiCMOS Static RAM .....	193	
		HM6709 SERIES	High Speed Hi-BiCMOS Static RAM (with OE).....	201	
		HM6709A SERIES	High Speed Hi-BiCMOS Static RAM (with OE).....	202	
		HM6709SH SERIES	High Speed Hi-BiCMOS Static RAM (with OE).....	209	
		<b>256K x 1</b>	HM6207H SERIES	High Speed CMOS Static RAM.....	217
			HM6707 SERIES	High Speed Hi-BiCMOS Static RAM .....	223
			HM6707A SERIES	High Speed Hi-BiCMOS Static RAM .....	224
	<b>288K</b>	<b>32K x 9</b>	HM62932 SERIES	High Speed CMOS Static RAM.....229	
			HM62D932 SERIES	High Speed CMOS Static RAM.....237	
	<b>1M</b>	<b>128K x 8</b>	HM628128/HM628128I SERIES	Medium Speed CMOS Static RAM.....245	
HM66204 SERIES			High Speed CMOS Static RAM Module .....	256	
<b>256K x 4</b>		HM624256A SERIES	High Speed CMOS Static RAM.....	257	
		HM624257 SERIES	High Speed CMOS Static RAM.....	267	
<b>1M x 1</b>		HM621100A SERIES	High Speed CMOS Static RAM.....	275	
<b>4M</b>	<b>512K x 8</b>	HM628512 SERIES	High Speed CMOS Static RAM.....281		
		HM66205 SERIES	High Speed CMOS Static RAM Module .....	288	
	<b>1M x 4</b>	HM624100 SERIES	High Speed CMOS Static RAM.....	295	
		<b>4M x 1</b>	HM621400 SERIES	High Speed CMOS Static RAM.....	302



### Section 3

#### Cache Static RAM and Fast SRAM Modules

<b>120K</b>	<b>8K x 16</b>	HM62A168 SERIES	2-way Set Associative or .....311 Direct Mapped Static Cache RAM
<b>128K</b>	<b>8K x 18</b>	HM62A188 SERIES	2-way Set Associative or .....311 Direct Mapped Static Cache RAM
<b>288K</b>	<b>32K x 9</b>	HM62A932 SERIES	Synchronous Data Cache RAM .....323
<b>328K</b>	<b>8K x 20</b>	HM62A2016 SERIES	R3000 MPU Cache RAM (two banks).....333
<b>1M</b>	<b>128K x 8</b>	HM62A8128 SERIES	Synchronous Cache SRAM.....346
<b>1.2M</b>	<b>128K x 9</b>	HM62A9128 SERIES	Synchronous Cache SRAM.....346
<b>256K</b>	<b>16K x 16</b>	HB66B1616A SERIES	High Speed Static RAM Module .....355
<b>2M</b>	<b>256K x 8</b>	HB66A2568A SERIES	High Speed Static RAM Module .....365

### Section 4

#### MOS Pseudo Static RAM

<b>256K</b>	<b>32K x 8</b>	HM65256B SERIES	High Speed Pseudo Static RAM .....375
<b>1M</b>	<b>128K x 8</b>	HM658128 SERIES HM658128A SERIES	High Speed Pseudo Static RAM .....382 High Speed Pseudo Static RAM .....383
<b>4M</b>	<b>512K x 8</b>	HM658512 SERIES	High Speed Pseudo Static RAM .....395

### Section 5

#### ECL RAM

<b>64K</b>	<b>16K x 4</b>	HM10494 SERIES	Hi-BiCMOS 10K ECL Static RAM .....404
	<b>64K x 1</b>	HM10490 SERIES	Hi-BiCMOS 10K ECL Static RAM .....408
<b>256K</b>	<b>256K x 1</b>	HM10500 SERIES	Hi-BiCMOS 10K ECL Static RAM .....412
<b>64K</b>	<b>16K x 4</b>	HM100494 SERIES	Hi-BiCMOS 100K ECL Static RAM .....417
<b>256K</b>	<b>64K x 4</b>	HM100504 SERIES	Hi-BiCMOS 100K ECL Static RAM .....421
	<b>256K x 1</b>	HM100500 SERIES	Hi-BiCMOS 100K ECL Static RAM .....425
<b>1M</b>	<b>256K x 4</b>	HM100514 SERIES	Hi-BiCMOS 100K ECL Static RAM .....430
	<b>1M x 1</b>	HM100510 SERIES	Hi-BiCMOS 100K ECL Static RAM .....434
<b>64K</b>	<b>16K x 4</b>	HM101494 SERIES	Hi-BiCMOS 101K ECL Static RAM .....438
	<b>64K x 1</b>	HM101490 SERIES	Hi-BiCMOS 101K ECL Static RAM .....442
<b>256K</b>	<b>64K x 4</b>	HM101504 SERIES	Hi-BiCMOS 101K ECL Static RAM .....446
	<b>256K x 1</b>	HM101500 SERIES	Hi-BiCMOS 101K ECL Static RAM .....450
<b>1M</b>	<b>256K x 4</b>	HM101514 SERIES	Hi-BiCMOS 101K ECL Static RAM .....454
	<b>1M x 1</b>	HM101510 SERIES	Hi-BiCMOS 101K ECL Static RAM .....458

### Section 6

#### FIFO Memory

<b>18K</b>	<b>2K x 9</b>	HM63921 SERIES	Parallel In-Out FIFO Memory .....465
<b>36K</b>	<b>4K x 9</b>	HM63941 SERIES	Parallel In-Out FIFO Memory .....477

<b>HITACHI SALES OFFICES</b> .....	486
------------------------------------	-----



## Section 1 Introduction

- Quick Reference  
to Hitachi I.C. Memories
- Package Information
- Reliability of  
Hitachi I.C. Memories
- Quality Assurance of  
I.C. Memory
- Outline of Testing Method
- Application





# QUICK REFERENCE GUIDE TO HITACHI MEMORIES

## • MOS RAM

Mode	Total	Type No.	Process	Organization (word x bit)	Access Time (ns) Max	Cycle Time (ns) Max	Supply Voltage (V)	Power Dissipation (W)	Package					Maintenance Only	Page					
									Pin No.	DG	DP	FP	CP			TFP				
Static	16Kb	HM6268-25	CMOS	4K x 4	25	25	+5	0.1m/0.25	20		•					36				
		HM6268-35			35	35					•					36				
		HM6268-45			45	45					•					36				
		HM6268L-25			25	25					•					36				
		HM6268L-35			35	35					•					36				
		HM6268L-45			45	45					•					36				
		HM6267-35		35	35	16K x 1		0.1m/0.2		•						43				
		HM6267-45		45	45				•					43						
		HM6267-55		55	55				•					43						
		HM6267L-35		35	35				•					43						
		HM6267L-45		45	45				•					43						
		HM6267L-55		55	55				•					43						
		64Kb		16Kb	HM6264A-10	CMOS		8K x 8	100	100	+5	0.1m/15m	28			•	•			50
					HM6264A-12				120	120						•	•			50
					HM6264A-15				150	150						•	•			50
					HM6264AL-10				100	100						•	•			50
					HM6264AL-12				120	120						•	•			50
					HM6264AL-15				150	150						•	•			50
	HM6264AL-10L		100		100		10μ/15m			•		•					50			
	HM6264AL-12L		120		120					•		•			50					
	HM6264AL-15L		150		150					•		•			50					
	HM6288-25		25		25			0.1m/0.3	22 (SOJ)				•		•				59	
	HM6288-35		35		35								•		•			59		
	HM6288L-25		25		25								•		•			59		
	HM6288L-35		35		35							•		•			59			
	HM6788-25		25		25		16K x 4			24 (SOJ)				•				•		67
	HM6788-30		30	30							•				•		67			
	HM6788H-15		15	15				•					•		71					
	HM6788H-20		20	20				•					•		71					
	HM6788HA-12		12	12				•							75					
	HM6788HA-15		15	15				•							75					
	HM6788HA-20		20	20			•						75							
	64Kb		16Kb	HM6289-25	CMOS	16K x 4 (with OE <sup>1</sup> )	25	25	+5	0.1m/0.3	24				•			80		
				HM6289-35			35	35							•			80		
				HM6289L-25			25	25								•			80	
				HM6289L-35			35	35								•			80	
				HM6789-25			25	25						•		•		•		91
				HM6789-30			30	30						•		•		•		91
				HM6789H-15		15	15	Bi-CMOS		0.23			•		•		•		98	
				HM6789H-20		20	20						•		•		•		98	
				HM6789HA-12		12	12						•		•				105	
				HM6789HA-15		15	15						•		•				105	
				HM6789HA-20		20	20						•		•				105	
				HM6287-45		45	45				CMOS	64K x 1	0.1m/0.3			•				•
				HM6287-55		55	55						•				•		113	
				HM6287-70		70	70						•				•		113	
			HM6287L-45	45	45			•						•		113				
			HM6287L-55	55	55			•						•		113				
			HM6287L-70	70	70			•						•		113				
			HM6287H-25	25	25			•		•						120				
			HM6287H-35	35	35			•		•						120				
			HM6287HL-25	25	25	Bi-CMOS	24 (SOJ)	0.1m/0.3				•		•				120		
			HM6287HL-35	35	35							•		•				120		
			HM6787-25	25	25							•				•		129		
		HM6787-30	30	30						•					•		129			
		HM6787H-15	15	15						•			•		•		134			
		HM6787H-20	20	20						•			•		•		134			
		HM6787HA-12	12	12	Bi-CMOS	24 (SOJ)	0.21			•			•				139			
		HM6787HA-15	15	15						•			•				139			
		HM6787HA-20	20	20						•		•				139				
		HM6787HA-20	20	20						•		•				139				



**QUICK REFERENCE GUIDE**

**• MOS RAM**

Mode	Total	Type No.	Process	Organization (word x bit)	Access Time (ns) Max	Cycle Time (ns) Max	Supply Voltage (V)	Power Dissipation (W)	Package					Maintenance Only	Page	
									Pin No	DG	DP	FP	CP			TFP
Static	256Kb	HM62256-8	CMOS	32K x 8	85	85	+5	0.2m/40m	28		●	●				144
		HM62256-10			100	100				●	●				144	
		HM62256-12			120	120				●	●				144	
		HM62256-15			150	150				●	●				144	
		HM6226L-8			85	85				●	●				144	
		HM62256L-10			100	100				●	●				144	
		HM62256L-12			120	120				●	●				144	
		HM62256L-15			150	150				●	●				144	
		HM62256L-10SL			100	100				●	●				144	
		HM62256L-12SL			120	120				●	●				144	
		HM62256L-15SL			150	150				●	●				144	
		HM62256A-8			85	85				●	●				152	
		HM62256A-10			100	100				●	●				152	
		HM62256A-12			120	120				●	●				152	
		HM62256A-15			150	150				●	●				152	
		HM6226AL-8			85	85				●	●		●		152	
		HM62256AL-10			100	100				●	●		●		152	
		HM62256AL-12			120	120				●	●		●		152	
		HM62256AL-15			150	150				●	●		●		152	
		HM62256AL-8SL			85	85				●	●		●		152	
		HM62256AL-10SL			100	100				●	●		●		152	
		HM62256AL-12SL			120	120				●	●		●		152	
		HM62256AL-15SL			150	150				●	●		●		152	
		HM62832H-25			25	25				●	●		●		160	
		HM62832H-35			35	35				●	●		●		160	
		HM62832UH-15			15	15				●	●		●		166	
		HM62832UH-20			20	20				●	●		●		166	
		HM62832UHL-15			15	15				●	●		●		166	
		HM62832UHL-20			20	20				●	●		●		166	
		HM67832SH-10			10	10				●	●		●		173	
		HM67832SH-12			12	12				●	●		●		173	
		HM6208H-25			25	25				●	●		●		181	
		HM6208H-35			35	35				●	●		●		181	
		HM6208HL-25			25	25				●	●		●		181	
		HM6208HL-35			35	35				●	●		●		181	
		HM6708A-15			15	15				●	●		●		188	
		HM6708A-20			20	20				●	●		●		188	
		HM6708A-25			25	25				●	●		●		188	
		HM6708SH-10			10	10				●	●		●		193	
		HM6708SH-12			12	12				●	●		●		193	
		HM6709A-15			15	15				●	●		●		202	
		HM6709A-20			20	20				●	●		●		202	
		HM6709A-25			25	25				●	●		●		202	
		HM6709SH-10			10	10				●	●		●		209	
		HM6709SH-12			12	12				●	●		●		209	
		HM6207H-25			25	25				●	●		●		217	
		HM6207H-35			35	35				●	●		●		217	
		HM6207HL-25			25	25				●	●		●		217	
HM6207HL-35	35	35	●	●		●		217								
HM6707A-15	15	15	●	●		●		224								
HM6707A-20	20	20	●	●		●		224								
HM6707A-25	25	25	●	●		●		224								
HM62932-15	15	15	●	●		●		229								
HM62932-20	20	20	●	●		●		229								
HM62932L-15	15	15	●	●		●		229								
HM62932L-20	20	20	●	●		●		229								
HM62D932-15	15	15	●	●		●		237								
HM62D932-20	20	20	●	●		●		237								
HM62D932L-15	15	15	●	●		●		237								
HM62D932L-20	20	20	●	●		●		237								



• MOS RAM

Mode	Total	Type No.	Process	Organization (word x bit)	Access Time (ns) Max	Cycle Time (ns) Max	Supply Voltage (V)	Power Dissipation (W)	Package					Maintenance Only	Page		
									Pin No	DG	DP	FP	CP			TFP	
Static	1Mb	HM628128-7	CMOS	128K x 8	70	70	+5	0.1m/75m	32		•	•		•	245		
		HM628128-8			85	85					•	•		•	245		
		HM628128-10			100	100					•	•		•	245		
		HM628128-12			120	120					•	•		•	245		
		HM628128L-7			70	70				10μ/75m		•	•		•	245	
		HM628128L-8			85	85						•	•		•	245	
		HM628128L-10			100	100						•	•		•	245	
		HM628128L-12			120	120						•	•		•	245	
		HM624256A-20			20	20					256K x 4		•		•		257
		HM624256A-25			25	25							•		•		257
		HM624256A-35			35	35							•		•		257
		HM624256AL-20			20	20						28		•		•	
		HM624256AL-25		25	25			•		•				257			
		HM624256AL-35		35	35			•		•				257			
		HM624257-35		35	35					•				267			
		HM624257-45		45	45	32						•		267			
		HM624257L-35		35	35							•		267			
		HM624257L-45		45	45							•		267			
		HM621100A-20		20	20			1M x 1		•			•		275		
		HM621100A-25		25	25				•			•		275			
	HM621100A-35	35		35	28				•		•		275				
	HM621100AL-20	20		20					•		•		275				
	HM621100AL-25	25		25					•		•		275				
	HM621100AL-35	35		35					•		•		275				
	HM628512-5	55		55	512K x 8	10μ/75m				•	•			281			
	HM628512-7	70		70						•	•			281			
	HM628512-8	85		85					•	•			281				
	HM628512-10	100		100					•	•			281				
	HM628512L-5	55		55					•	•			281				
	HM628512L-7	70		70					•	•			281				
	HM628512L-8	85		85					•	•			281				
	HM628512L-10	100		100					•	•			281				
	HM628512L-5L	55		55					•	•			281				
	HM628512L-7L	70		70					•	•			281				
	HM628512L-8L	85		85					•	•			281				
	HM628512L-10L	100		100					•	•			281				
	HM624100-25	25		25		1M x 4		0.05/0.75				•	•	295			
	HM624100-30	30		30								•	•	295			
	HM624100-35	35		35								•	•	295			
	HM624100-45	45		45								•	•	295			
HM624100L-30	30	30	0.5m/0.7						•	•	295						
HM624100L-35	35	35							•	•	295						
HM624100L-45	45	45							•	•	295						
HM621400-25	25	25		4M x 1			0.05/0.75				•	•	302				
HM621400-30	30	30						•	•	302							
HM621400-35	35	35						•	•	302							
HM621400-45	45	45						•	•	302							
HM621400L-30	30	30	0.5m/0.7					•	•	302							
HM621400L-35	35	35						•	•	302							
HM621400L-45	45	45						•	•	302							
HM66205L-85	85	85			512K x 8	40μ/80m	32		•			288					
HM66205L-10	100	100		•							288						
HM66205L-12	120	120		•							288						



**QUICK REFERENCE GUIDE**

**• Cache Static RAM and Fast SRAM Modules**

Mode	Total	Type No.	Process	Organization (word x bit)	Access Time (ns) Max	Cycle Time (ns) Max	Supply Voltage (V)	Power Dissipation (W)	Package					Maintenance Only	Page						
									Pin No	DG	DP	FP	CP			TFP					
Cache Static RAMs	120Kb	HM62A168-25	CMOS	8K x 16 (2 way)	25	25	+5	1.1 (max)	52					●		311					
		HM62A168-30			30	30								●		311					
		HM62A168-35			35	35								●		311					
		HM62A168B-25			25	25								●		311					
		HM62A168B-35			35	35								●		311					
	128Kb	HM62A188-25		25	25	8K x 18 (2 way)				30	30							●		311	
		HM62A188-30		30	30									●		311					
		HM62A188-35		35	35									●		311					
		HM62A188B-25		25	25									●		311					
		HM62A188B-35		35	35									●		311					
	288Kb	HM62A932-14		14	20	32K x 9				19	25	TBD	44						●		323
		HM62A932-19		19	25											●		323			
		HM62A932-24		24	30											●		323			
		HM62A932-34		34	40											●		323			
		HM62A2016-17		17	17					8K x 20 (2 way)	20			20	1.1 (max)	52					
	HM62A2016-20	20		20									●				333				
HM62A2016-25	25	25					●		333												
HM62A2016-30	30	30					●		333												
1Mb	HM62A8128-20	128K x 8	30	20										●				346			
1.2Mb	HM62A9128-20	128K x 9	30	20									●		346						
Fast SRAM Module	256Kb	HB66B1616A-25	16K x 16 (module)	25	25	0.4m/1.2	36									355					
		HB66B1616A-35	35	35												355					
	HB66A2568A-25	256K x 8 (module)	25	25	0.8m/2.4			60									365				
	HB66A2568A-35	35	35														365				

**• MOS Pseudo Static RAM**

Mode	Total	Type No.	Process	Organization (word x bit)	Access Time (ns) Max	Cycle Time (ns) Max	Supply Voltage (V)	Power Dissipation (W)	Package					Maintenance Only	Page					
									Pin No	DG	DP	FP	CP			TFP				
Pseudo Static	256Kb	HM65256B-10	CMOS	32K x 8	100	160	+5	2m/0.175	28						●		375			
		HM65256B-12			120	190								●	●			375		
		HM65256B-15			150	235								●	●			375		
		HM65256B-20			200	310								●	●			375		
		HM65256BL-10			100	160								●	●			375		
		HM65256BL-12			120	190								●	●			375		
		HM65256BL-15			150	235								●	●			375		
		HM65256BL-20			200	310								●	●			375		
	1Mb	HM658128A-8		80	130	128K x 8		100	160	0.35m/0.25	32							●		383
		HM658128A-10		100	160									●	●	●			383	
		HM658128A-12		120	190									●	●	●			383	
		HM658128AL-8		80	130									●	●	●			383	
		HM658128AL-10		100	160									●	●	●			383	
		HM658128AL-12		120	190									●	●	●			383	
		HM658128AL-8L		80	130									●	●	●			383	
		HM658128AL-10L		100	160									●	●	●			383	
4Mb	HM658128AL-12L	120	190	512K x 8	80	130	0.2m/0.25	32							●		383			
	HM658512-8	80	130								●	●				395				
	HM658512-10	100	160								●	●				395				
	HM658512-12	120	190								●	●				395				
	HM658512L-8	80	130								●	●				395				
	HM658512L-10	100	160								●	●				395				
	HM658512L-12	120	190								●	●				395				
	HM658512L-8L	80	130								●	●				395				
HM658512L-10L	100	160					●	●				395								
HM658512L-12L	120	190					●	●				395								



• ECL RAM

Mode	Total	Type No.	Process	Organization (word x bit)	Access Time (ns) Max	Cycle Time (ns) Max	Supply Voltage (V)	Power Dissipation (W)	Package					Maintenance Only	Page	
									Pin No	DG	FG	CG				
ECL 10K	64Kb	HM10494-10	Bi-CMOS	16K x 4	10	10	-5.2	0.8	28	●	●				404	
		HM10494-12			12	12				●	●				404	
		HM10490-10			10	10				●					408	
	HM10490-12	12		12	●						408					
	256Kb	HM10500-15		256K x 1	15	15		●					412			
ECL 100K	64Kb	HM100494-10		Bi-CMOS	16K x 4	10	10	-4.5	0.65	28	●	●				417
		HM100494-12				12	12				●	●				417
		HM100504-10				10	10				●					421
	256Kb	HM100504-12			64K x 4	12	12		●					421		
		HM100500-18			256K x 1	18	18		●		●			425		
		HM100514-15	256K x 4		15	15	●						430			
	1Mb	HM100510-15	1M x 1		15	15	●						434			
ECL 101K		64Kb	HM101494-10	Bi-CMOS	16K x 4	10	10	-5.2	0.75	28	●	●				438
	HM101494-12		12			12	●				●				438	
	HM101490-10		10			10	●								442	
	HM101490-12	64K x 1	12		12	●						442				
	256Kb	HM101504-10	10		10	●							446			
HM101504-12		64K x 4	12	12	●					446						
HM101500-15		256K x 1	15	15	●		●			450						
HM101514-15		256K x 4	15	15	●					454						
1Mb	HM101510-15	1M x 1	15	15	●					458						

• FIFO Memory

Mode	Total	Type No.	Process	Organization (word x bit)	Access Time (ns) Max	Cycle Time (ns) Max	Supply Voltage (V)	Power Dissipation (W)	Package					Maintenance Only	Page
									Pin No	DG	DP	FP	CP		
FIFO	18Kb	HM63921-20	CMOS	2K x 9	20	20	+5	0.6 (max)	28		●				465
		HM63921-25			25	25				●				465	
		HM63921-35			35	35				●				465	
	36Kb	HM63941-20		4K x 9	20	20				●					477
		HM63941-25			25	25				●					477
		HM63941-35			35	35				●					477

The package codes apply to the material as follows:

- DP Dual In-line Package—Plastic
- DG Dual In-line Package—Ceramic
- FP Flat Package/SOP (Dual = 2-sided; Quad. = 4-sided)—Plastic
- FG Flat Package—Ceramic
- TFP Thin SOP—Plastic
- CG Chip Carrier (4-sided)—Ceramic
- CP J-lead Package (SOJ = 2-sided; PLCC = 4-sided)—Plastic





# Package Information




# PACKAGE INFORMATION


## • Dual-in-line Plastic

Unit: mm (inch) Scale 1/1


### • DP-20N




### • DP-22N




### • DP-22NB




### • DP-24NC



### • DP-28




### • DP-28C



• Dual-in-line Plastic

Unit: mm (inch) Scale 1/1



Applicable ICs


DP-20N	HM6268P Series, HM6268LP Series, HM6267P Series, HM6267LP Series
DP-22N	HM6287P Series, HM6287LP Series
DP-22NB	HM6288P Series, HM6288LP Series, HM6788P Series, HM6788HP Series, HM6788HAP Series, HM6287HP Series, HM6287HLP Series, HM6787P Series, HM6787HP Series, HM6787HAP Series, HM6787HAP Series
DP-24NC	HM6789P Series, HM6789HP Series, HM6789HAP Series, HM6208HP Series, HM6208HLP Series, HM6708AP Series, HM6207HP Series, HM6207HLP Series, HM6707AP Series
DP-28	HM6264AP Series, HM6264ALP Series, HM6264ALP-L Series, HM62256P Series, HM62256LP Series, HM62256LP-L Series, HM65256BP Series, HM65256BLP Series, HM62256AP Series, HM62256ALP Series, HM62256ALP-SL Series
DP-28C	HM624256P Series, HM624256LP Series, HM624256AP Series, HM624256ALP Series, HM621100AP Series, HM621100ALP Series
DP-28N	HM6264ASP Series, HM6264ALSP Series, HM6264ALSP-L Series, HM6709AP Series
DP-28NA	HM62832HP Series, HM62832UHP Series, HM67832SHP Series, HM63921P Series, HM63941P Series, HM62256ASP Series, HM62256ALSP Series, HM62256ALSP-SL Series
DP-32	HM658128ALP Series, HM658128ALP-L Series, HM658128ADP Series, HM658128DP Series, HM658128LP Series, HM658512LP Series, HM658512P Series, HM628128P Series, HM628128LP Series, HM628128LP-SL Series, HM628512P Series, HM628512LP Series, HM628512LP-L Series



PACKAGE INFORMATION

• CERDIP

Unit: mm (inch) Scale 1/1



Applicable ICs


DG-22N	HM10490 Series, HM101490 Series
DG-24V	HM10500 Series, HM100500 Series
DG-28N	HM10494 Series, HM100494 Series, HM101494 Series




• Flat Package

Unit: mm (inch) Scale 1½

• FP-28D





• FP-28DA



• Flat Package


Unit: mm (inch) Scale 1½




• Flat Package

Unit: mm (inch) Scale 1½

• FG-28D






• TFP-32DA





• Flat Package

• FG-28DA




• FG-28DB



• Flat Package

Unit: mm (inch) Scale 1½

• FG-32D



1

Applicable ICs


FP-28D	HM6264AFP Series, HM6264ALFP Series, HM6264ALFP-L Series
FP-28DA	HM6264AFP Series, HM6264ALFP Series, HM6264ALFP-L Series, HM62256FP-T Series, HM62256LFP-T Series, HM62256LFP-SLT Series, HM65256BFP-T Series, HM65256BLFP-T Series, HM62256AFP-T Series, HM62256ALFP-T Series, HM62256ALFP-SLT Series
FP-32D	HM628128FP Series, HM628128LFP Series, HM658128DFP Series, HM658128LFP Series, HM658512LFP Series, HM658512DFP Series, HM65256BFP-T Series, HM65256BLFP-T Series, HM62256AFP-T Series, HM62256ALFP-T Series, HM62256ALFP-SLT Series, HM628128LFP-SL Series, HM628512FP Series, HM628512LFP Series, HM628512LFP-SL Series, HM658128ALFP Series, HM658128ALFP-L Series, HM658128ADFP Series
FG-24A	HM100500F Series, HM101500F Series
FG-28D	HM10494F Series, HM100494F Series, HM101494F Series
TFP-32DA	HM628128T Series, HM628128LT Series, HM62256A Series, HM62256AL Series
FG-28DA	HM101510F Series, HM100510F Series
FPG-28DB	HM100504F Series
FG-32D	HM100514F Series, HM101514F Series



**PACKAGE INFORMATION**

**• TSOP Packages**

Unit: mm (inch) Scale 1½




**Applicable ICs**

TFP-32D	HM628128LT Series, HM628128LR Series
TFP-32DA	HM62256ALT Series, HM62256ALT-SL Series, HM658128ALT-L Series, HM658128ALT Series, HM658128ADT Series

**• Leadless Chip Carrier**

Unit: mm (inch) Scale 1½




**Applicable ICs**

CG-28B	HM100500CG Series, HM101500CG Series
--------	--------------------------------------


**• Flat Package (J-bend Leads)**

Unit: mm (inch) Scale 1½



• Flat Package (J-bend Leads)

Unit: mm (inch) Scale 1/2



Applicable ICs

CP-24D	HM6288JP Series, HM6288LJP Series, HM6289JP Series, HM6289LJP Series, HM6789JP Series, HM6789HJP Series, HM6789HAJP Series, HM6287HJP Series, HM6287HLJP Series, HM6787HJP Series, HM6287HAJP Series, HM6208HJP Series, HM6208HLJP Series, HM6708AJP Series, HM6207HJP Series, HM6207HLJP Series, HM6207AJP Series
CP-28D	HM624256JP Series, HM624256LJP Series, HM624256AJP Series, HM624256ALJP Series, HM621100AJP Series, HM621100ALJP Series
CP-28DN	HM62832HJP Series, HM62832UHJP Series, HM62832SHJP Series, HM6709AJP Series
CP-32D	HM624257JP Series, HM624257LJP Series, HM101504JP Series, HM62A8128JP Series, HM62A9128JP Series, HM624100JP Series, HM624100LJP Series, HM621400JP Series, HM621400LJP Series
CP-32DN	HM62932JP Series, HM62932LJP Series, HM62D932JP Series, HM62D932LJP Series
CP-44	HM62A932CP Series
CP-52	HM62A168CP Series, HM62A188CP Series, HM62A2016CP Series



## RELIABILITY CHARACTERISTICS FOR SEMICONDUCTOR DEVICES

Hitachi semiconductor devices are designed, manufactured and inspected so as to achieve a high level of reliability. Accordingly, system reliability can be improved by combining highly reliable components along with proper environmental conditions. It is important to examine semiconductor device characteristics in light of their reliability.

- Semiconductor devices are essentially structure sensitive as seen in surface phenomenon. Fabricating the device requires precise control of a large number of process steps.
- Device reliability is partly governed by electrode materials and package materials, as well as by the coordination of these materials with the device materials.
- Devices employ thin-film and fine-processing techniques for metallization and bonding. Fine materials and thin film surfaces sometimes exhibit physically different characteristics from the bulks.
- Semiconductor device technology advances drastically: Many new devices have been developed using new processes over a short period of time. Thus, conventional device reliability data cannot be used in some cases.
- Semiconductor devices are characterized by volume production. Therefore, variations should be an important consideration.
- Initial and accidental failures are only considered to be semiconductor device failures based on the fact that semiconductor devices are essentially operable semipermanently. However, wear failures caused by worn materials and migration should also be reviewed when electrode and package materials are not suited for particular environmental conditions.
- Component reliability may depend on device mounting, conditions for use, and environment. Device reliability is affected by such factors as voltage, electric field strength, current density, temperature, humidity, gas, dust, mechanical stress, vibration, mechanical shock, and radiation magnetic field strength.




Figure 1 Typical failure rate curve

Device reliability is generally represented by the failure rate. 'Failure' means that a device loses its function, including intermittent degradation as well as complete destruction.

Generally, the failure rate of electric components and equipment is represented by the bathtub curve shown in Figure 1. For semiconductor devices, the configuration parameter of the Weibull distribution is smaller than 1, which means an initial failure type. Such devices ensure a long lifetime unless extreme environmental stress is applied. Therefore, initial and accidental failures can become a problem for semiconductor devices. Semiconductor device reliability can be physically represented as well as statistically. Both aspects of failures have been thoroughly analyzed to establish a high level of reliability.

## SEMICONDUCTOR FAILURE TYPES AND THEIR MECHANISM

Semiconductor device failures are categorized as disconnection, short-circuit, deterioration and miscellaneous failures. These are summarized in Table 1. Typical failure mechanisms are:

### Surface Deterioration

The pn junction has a charge density of  $10^{14}$ – $10^{20}/\text{cm}^3$ . If charges exceeding the above density are accumulated on the pn junction surface, particularly adjacent to a depletion layer, electric characteristics of the junction tend to be easily varied. Although the surface of such devices as planar transistors is generally covered with a  $\text{SiO}_2$  film and is in an inactive state, the possibility of deterioration caused by surface channels still exists. Surface deterioration depends heavily on applied temperature and voltage and is often handled by the reaction model.

**Table 1 Failure Modes, Mechanisms and Related Causes**

Failure modes	Failure mechanisms	Failure related causes	
Withstanding voltage reduced, Short, Leak current increased, $h_{FE}$ degraded, Threshold voltage variation, Noise	Pin hole, Crack, Uneven thickness, Contamination, Surface inversion, Hot carrier injected	Passivation	Surface oxide film, Insulating film between wires
Open, Short, Resistance increased	Flaw, Void, Mechanical damage, Break due to uneven surface, Non-ohmic contact, Insufficient adhesion strength, Improper thickness, Electromigration, Corrosion	Metallization	Interconnection, Contact, Through hole
Open, Short Resistance increased	Bonding runout, Compounds between metals, Bonding position mismatch, Bonding damaged	Connection	Wire bonding, Ball bonding
Open, Short	Disconnection, Sagging, Short	Wire lead	Internal connection
Withstanding voltage reduced, Short	Crystal defect, Crystallized impurity, Photo resist mismatching	Diffusion, Junction	Junction diffusion, Isolation
Open, Short, Unstable operation, Thermal resistance increased	Peeling, chip, Crack	Die bonding	Connection between die and package
Short, Leak current Increased, Open, Corrosion disconnection, Soldering failure	Integrity, moisture ingress, Impurity gas, High temperature, Surface contamination, Lead rust, Lead bend, break	Package sealing	Packaging, Hermetic Seal, Lead plating, Hermetic package & plastic package, Filler gas
Short, Leak current increased	Dirt, Conducting foreign matter, Organic carbide	Foreign matter	Foreign matter in package
Short, Open, Fusing	Electron destroyed	Input/output pin	Electrostatics, Excessive Voltage, Surge
Soft error	Electron hole generated	Disturbance	$\alpha$ particle
Leak current increased	Surface inversion		High electric field

One example is surface deterioration caused by hot carriers. Hot carriers are generated when such devices as MOS dynamic RAMs are operated at a voltage near the minimum breakdown voltage ( $BV_{DS}$ ) by raising internal voltage and when a strong electric field is established near the MOS device's drain resulting from reduced device geometry from  $2\ \mu\text{m}$  to  $0.8\ \mu\text{m}$ . Generated hot carriers may affect surface boundary characteristics on a part of the gate oxide film, resulting in degradation of threshold voltage ( $V_{TH}$ ) and counter conductance (gm). Hitachi devices employ improved design and process techniques to prevent these problems. However, as processes become finer, surface deterioration may possibly become a serious problem.

**Electrode-Related Failures**

Electrode-related failures have become increasingly important as multi-layer wiring has become more complicated. Noticeable failures include electromigration and Al wiring corrosion in plastic sealed packages.

**ELECTROMIGRATION**

This is a phenomenon in which metal atoms are moved by a large current of about  $10^6\ \text{A}/\text{cm}^2$  supplied to the metal. When ionized atoms collide with the current of scattering electrons, an 'electron wind' is produced. This wind moves the metal atoms in the opposite direction from the current flow, which generates voids at a negative electrode, and hillock and whiskers at an opposite one. The generated voids increase wiring resistance and cause excessive currents to flow in some areas, leading to disconnection. The generated whiskers may cause shortcircuits in multi-metal line.

**MULTI-METAL LINE RELATED FAILURES**

Major failures associated with multi-metal line include increased leak currents, shortcircuits caused by a failed dielectric interlayer, and increased contact metal resistance and disconnection between metal wirings.

**AL LINE CORROSION AND DISCONNECTION**

When plastic encapsulated devices are subjected to high-temperatures, high-humidity or a bias-applied condition, Al electrodes in devices can cause corrosion or disconnection (Figure 2). Under high-temperature and high-humidity, corrosion is randomly generated over the element surface. However, after an extended period of time, the corrosion has not significantly increased. Accordingly, this failure is possibly due




Figure 2 Categorized Al corrosion mode

to an initial failure associated with manufacturing. It is also verified that this type of failure can be generated when the adhesion surface between an element and resin is separated or when foreign materials are attached to the element with human saliva. Under a bias-applied, high-temperature, high-humidity condition, corrosion is generated in higher potential areas while in lower potential areas, grain corrosion occurs. Once this failure occurs in part of a device, the device can become worn out in a relatively short time. This failure proves to depend on the hygroscopic volume resistivity of sealed resin. The Al line corrosion mechanism described above is summarized in Figure 3.




Figure 3 Plastic package cross section and Al corrosion mechanism



### Bonding Related Failures

#### DEGRADATION CAUSED BY INTERMETALLIC FORMATION

Bonding strength degradation and contact resistance increase are caused by compounds formed in connections between Au wire and Al film. This is the most serious problem in terms of reliability. The compounds are formed rapidly during bonding and are increased through thermal treatment. Consequently, Hitachi products are subjected to a lower-temperature, shorter-period bonding whenever possible.

#### WIRE CREEP

Wire creep is wire neck destruction in an Au ball along an intergranular system occurring when a plastic sealed device is subjected to a long-term thermal cycling test. This failure results from increased crystal grains due to heat application when forming a ball at the top of an Au wire, or from an impurity introducing to the intergranular system. Bonding under usual conditions with no loop configuration failures does not cause this failure unless a severe long-term thermal cycling test is applied. Accordingly, wire creep is not a problem in actual usage.

#### CHIP CRACK

With the increase in chip size associated with the increased number of incorporated functions, more problems can occur during assembly, such as chip cracks during bonding. Bonding methods include Au-silicon eutectic, soldering and Ag-paste. Soldering and Ag-paste exhibit few chip crack problems. For Au-silicon eutectic, in contrast, large stress is applied to a pellet due to its strength and high temperature resistance for attachment, which may result in critical chip defects. Today, the chip destruction limit can be determined by finite-element analysis and by distortion measurement using a fine accuracy gauge. Ideally, Au-silicon eutectic should be evenly applied over the entire surface. However, this is difficult due to the existence of a silicon oxide film on the silicon back surface. Therefore, specifications for Au-silicon eutectic have been established based on stress analysis and thermal cycling test results.

#### REDUCED MAXIMUM POWER DISSIPATIONS

Heat fatigue due to thermal expansion coefficient mismatch among different materials deteriorates thermal resistance, resulting in decreased maximum power dissipations.

### Sealing Related Failures

Hermetically sealed packages, including metal, glass, ceramic, and all other types, have the possibility of the following failures.

1. Al line corrosion on the chip surface due to slight moisture and reaction between the different ionized materials.
2. Intermittent moving foreign metals short.
3. Al line corrosion due to extraneous H<sub>2</sub>O caused by hermetic failure.

Moving foreign matter, even if it is a non-active solid, can be charged up within a cavity during movement, thereby inducing parasitic effects and metal shorts. The foreign matter detection method is specified by MIL-STD-883C, PIND (Particle Impact Noise Detection) Test. The PIND test consists of filtering a particle impact waveform (ultrasonic waveform), detecting it with a microphone and then amplifying it.

### Disturbance

#### ELECTROSTATIC DISCHARGE DESTRUCTION

Destruction caused by electrostatic discharge is a problem common to semiconductor devices. A recent report introduced three modes of this failure; the human body model, charged device model and field induced model.

The human body is easily charged. A person just walking across a carpet can be charged up to 15000 V. This voltage is high enough to destroy a device. An equivalent circuit of the human body model is shown in Fig. 4. The human body's capacitance C<sub>b</sub> and resistance R<sub>b</sub> are 100 to 200 pF and 1000 to 2000Ω, respectively. Assuming a body is charged with 2000V, the dissipated energy is obtained as follows: With a time constant of 10<sup>-7</sup> sec, the dissipated energy is 2 KW, which is enough to destroy a small area of a chip.




Figure 4 Equivalent circuit of human body model

In the charged device model, charges are accumulated in a device, not a human body, and discharged through contact resistance during a short time. The equivalent circuit of this model is shown in Fig. 5. Device size and device position relative to GND are important parameters in this model since the model depends on device capacity.

In the field induced model, a device is left under a strong electric field or is affected by neighboring high voltage material. Since the capacitor of device or lead of device acts like an antenna, the following cases will possibly cause destruction: 1) a device is incorporated into a high electric field such as a CRT, 2) a device is left under a high-frequency electric field and 3) a device is moved with a container charged at high voltage, such as a tube.




Figure 5 Equivalent circuit of charging model

**LATCH-UP**

Latch-up is a problem unique to CMOS devices. This problem is a thyristor phenomenon caused by a parasitic PNP or NPN transistor formed in the CMOS configuration. Latch-up can occur when: 1) an accidental surge voltage exceeds the maximum rating, 2) there is a power supply ripple, 3) an unregulated power supply and noise is applied or 4) a device is operated from two sources having different set-up voltages. These cases can cause input or output current to flow in the opposite direction from usual flow, which triggers parasitic thyristors. This results in excessive current flowing between a power supply and ground. This phenomenon continues until the power is turned off or the flowing current reduced to a certain level. Once latch-up occurs in an operating device, the device will be destroyed.

Much effort should be made in designing circuits to prevent latch-up. Latch-up triggering input or output currents start to flow under the following conditions:

$$V_{in} < V_{CC} \text{ or } V_{in} < \text{GND for input level}$$

$$V_{out} > V_{CC} \text{ or } V_{out} < \text{GND for input level}$$

Therefore, circuits should be designed so that no forward current flows through the input protection diodes or output parasitic diodes.

**Soft errors**

When  $\alpha$  particles are generated from uranium or thorium in a package the silicon surface of an LSI chip, electron-hole pairs are formed which act as noise to data lines and other floating nodes, causing temporary soft errors. This phenomenon is shown in Fig. 6. Only electrons from among the electron-hole pairs are only collected to a memory cell. As a result, the cell changes from a state of 1 to 0, which is a soft error.

Hitachi devices have been subjected to simulation and irradiation tests to prevent soft errors. In some cases, organic material, PIQ, is applied to the surface of the device.




Figure 6 Soft error caused by  $\alpha$  particles in dynamic memory

**FINE GEOMETRY RELATED PROBLEMS**

In response to higher integration requirements for memories and microcomputers, LSI geometry has been reduced in the way of 3 μm → 2 μm → 1.3 μm → 0.8 μm.

The problems associated with finer geometry are shown in Table 2.

**Table 2 Finer geometry related problems**

Item	Problems	Countermeasure
5V single supply voltage	<ul style="list-style-type: none"> <li>Breakdown voltage of gate oxide films</li> <li>SiO<sub>2</sub> defects</li> </ul>	Oxide film formation process improved <ul style="list-style-type: none"> <li>Cleaning</li> <li>Gettering</li> <li>Screening</li> </ul>
Horizontal dimension reduction	<ul style="list-style-type: none"> <li>Soft errors by α particles</li> <li>Al reliability reduced</li> <li>CMOS latch up</li> <li>Mask alignment margin reduced</li> <li>Hot carriers</li> </ul>	Surface passivation film improved <ul style="list-style-type: none"> <li>Metallization improved</li> <li>Design/layout improved</li> <li>Process improved</li> </ul>
Vertical & horizontal dimension reduction	<ul style="list-style-type: none"> <li>Higher breakdown voltage not permitted</li> <li>Electrostatic discharge resistance reduced</li> </ul>	Use of low voltage examined <ul style="list-style-type: none"> <li>Configuration improved</li> <li>Protection circuits enhanced</li> </ul>

**RELIABILITY TEST DATA ON HI-BICMOS MEMORY**

Hi-BiCMOS memory is newly designed based on the latest fine machining technologies which features the low electric consumption/high integrity of CMOS and the high speed/high drivability

of bipolar. These devices can attain the high speed of ECL and the low electric consumption of CMOS. Input and output level supports both ECL and TTL. Reliability test data with the HM100490-15 (64k-words × 1-bit) and the HM6788P-25 (16k-words × 4-bits) are listed in Tables 3 and 4.

**Table 3 Results of Hi-BiCMOS Memory Reliability Tests**

Test item	HM100490-15 (Cerdip)					Test item	HM6788P-25 (Plastic)					Remarks
	Test condition	Samples	Total test time	Failures	Failure rate		Test condition	Samples	Test test time	Failures	Failure rate	
High-temperature pulse operation	T <sub>a</sub> = 125°C V <sub>EE</sub> = -4.5V	380	C.H. 3.8 × 10 <sup>5</sup>	0	1.g 2.4 × 10 <sup>-6</sup>	High temperature pulse operation	T <sub>a</sub> = 125°C V <sub>CC</sub> = 5.0V	420	C.H. 4.2 × 10 <sup>5</sup>	1*1	1/h 4.8 × 10 <sup>-6</sup>	*1 foreign matter
						Moisture endurance	85°C 85%RH 5V	210	2.1 × 10 <sup>5</sup>	0	4.8 × 10 <sup>-6</sup>	
High-temp. storage	T <sub>a</sub> = 200°C	330	3.3 × 10 <sup>5</sup>	0	3.0 × 10 <sup>-6</sup>	Pressure cooker	121°C 100%RH	80	0.16 × 10 <sup>5</sup>	0	6.3 × 10 <sup>-5</sup>	

**Table 4 Results of Hi-BiCMOS Memory Environmental Tests**

Test item	Test condition	HM100490-15 (Cerdip)		HM6788P-25 (Plastic)	
		Samples	Failure	Samples	Failure
Temperature cycling	-55°C ~ -150°C 100 cycles	180	0	180	0
Soldering heat	250°C 10 seconds	22	0	22	0
Thermal shock	0°C ~ 100°C 10 cycles	50	0	50	0
Mechanical shock	1500G, 0.5ms Three times each for X, Y and Z	22	0	—	—
Variable frequency	100 ~ 200Hz, 20G Three times each for X, Y and Z	22	0	—	—
Constant acceleration	20000G, 1 minute, each for X, Y and Z	22	0	—	—





**RELIABILITY TEST DATA ON MOS MEMORIES**

The reliability test data on the HM62256 (32k-word × 8-bit) and the HM628128 (128K-word × 8-bit) are listed in Tables 5 and 6.

**Table 5 Results of MOS Memory Reliability Tests**


Test item	Test condition	HM62256FP (SOP)				HM628128FP (SOP)				Remarks
		Samples	Total test time	Failures	Failure rate* (1/hr.)	Samples	Total test time	Failures	Failure rate* (1/hr.)	
High-temperature pulse operation	125°C/5.5V	3088	3.11 × 10 <sup>6</sup>	0	8.88 × 10 <sup>-7</sup>	1038	1.04 × 10 <sup>6</sup>	0	8.86 × 10 <sup>-7</sup>	*1 Foreign × 2
	125°C/7V	455	4.55 × 10 <sup>5</sup>	0	2.02 × 10 <sup>-6</sup>	951	5.33 × 10 <sup>5</sup>	1*1	3.79 × 10 <sup>-6</sup>	
	150°C/7V	103	1.00 × 10 <sup>5</sup>	1*1	2.02 × 10 <sup>-5</sup>	80	1.60 × 10 <sup>5</sup>	0	5.75 × 10 <sup>-6</sup>	
Moisture endurance	85°C/85% RH 7V	680	6.80 × 10 <sup>5</sup>	0	1.35 × 10 <sup>-6</sup>	127	2.54 × 10 <sup>5</sup>	0	3.62 × 10 <sup>-6</sup>	*2 Leak × 1
Pressure cooker	121°C/100% RH	320	6.40 × 10 <sup>4</sup>	1*2	3.16 × 10 <sup>-5</sup>	90	2.70 × 10 <sup>4</sup>	0	3.41 × 10 <sup>-5</sup>	

\*Confidence level 60%


**Table 6 Results of MOS Memory Environmental Tests**

Test item	Test condition	HM62256FP (SOP)		HM628128FP (SOP)	
		Samples	Failure	Samples	Failure
Temperature cycling	-55°C to 150°C 500 cycles	482	0	105	0
Soldering heat	260°C 10 seconds	22	0	22	0
Thermal shock	-65°C to 150°C 15 cycles	76	0	77	0
Mechanical shock	1500G, 0.5ms	—	—	—	—
Variable frequency	100 to 2000 Hz, 20G	—	—	—	—
Constant acceleration	6000G	—	—	—	—


**Figure 7 Time change in access time for Hi-BiCMOS memory**



**Figure 8 Time change in  $V_{CC\ min}$  and  $t_{AA}$  for Hi-BiCMOS memory**



**Figure 9 Time change in  $V_{DD\ min}$  and  $t_{RAC}$  for MOS memory**



## 1. VIEWS ON QUALITY AND RELIABILITY

Hitachi basic views on quality are to meet individual users' purpose and their required quality level and also to maintain the satisfied level for general application. Hitachi has made efforts to assure the standardized reliability of our IC memories in actual usage. To meet users' requests and to cover expanding application, Hitachi performs the followings;

- (1) Establish the reliability in design at the stage of new product development.
- (2) Establish the quality at all steps in manufacturing process.
- (3) Intensify the inspection and the assurance of reliability of products.
- (4) Improve the product quality based on marketing data.

Furthermore, to get higher quality and reliability, we cooperate with our research laboratories.

With the views and methods mentioned above, Hitachi makes the best efforts to meet the users' requirements.

## 2. RELIABILITY DESIGN OF SEMICONDUCTOR DEVICES

### 2.1 Reliability Target

Establishment of reliability target is important in manufacturing and marketing as well as function and price. It is not practical to determine the reliability target based on the failure rate under single common test condition. So, the reliability target is determined based on many factors such as each characteristics of equipment, reliability target of system, derating applied in design, operating condition and maintenance.

### 2.2 Reliability Design

Timely study and execution are essential to achieve the reliability based on reliability targets. The main items are the design standardization, device design including process and structural design, design review and reliability test.

#### (1) Design Standardization

Design standardization needs establishing design rules and standardizing parts, material, and process. When design rules are established on circuit, cell, and layout design, critical items about quality and reliability should be examined. Therefore, in using standardized

process or material, even newly developed products would have high reliability, with the exception of special requirement on function.

#### (2) Device Design

It is important for device design to consider total balance of process design, structure design, circuit and layout design. Especially in case of applying new process or new material, we study the technology prior to development of the device in detail.

#### (3) Reliability Test by Test Site

Test site is sometimes called Test Pattern. It is useful method for evaluating reliability of designing and processing ICs with complicated functions.

#### 1. Purposes of Test Site are as follows;

- Making clear about fundamental failure mode;
- Analysis of relation between failure mode and manufacturing process condition.
- Analysis of failure mechanism.
- Establishment of QC point in manufacturing.

#### 2. Effects of evaluation by Test Site are as follows;

- Common fundamental failure mode and failure mechanism in devices can be evaluated.
- Factors dominating failure mode can be picked up, and compared with the process having been experienced in field.
- Able to analyze relation between failure causes and manufacturing factors.
- Easy to run tests.

### 2.3 Design Review

Design review is a method to confirm systematically whether or not design satisfies the performance required including by users, follows the specified ways, and whether or not the technical items accumulated in test data and application data are effectively applied.

In addition, from the standpoint of competition with other products, the major purpose of design review is to insure quality and reliability of the product. In Hitachi, design review is performed in designing new products and also in changing products.

The followings are the items to consider at design review.

- (1) Describe the products based on specified design documents.
- (2) Considering the documents from the standpoint of each participant, plan and execute the sub-program such as calculation, experiments and

- investigation if unclear matter is found.
- (3) Determine the contents and methods of reliability test based on design document and drawing.
  - (4) Check process ability of manufacturing line to achieve design goal.
  - (5) Arrange the preparation for production.
  - (6) Plan and execute the sub-programs of design changes proposed by individual specialists, for tests, experiments and calculation to confirm the design change.
  - (7) Refer to the past failure experiences with similar devices, confirm the prevention against them, and plan and execute the test program for confirmation of them.

In Hitachi, these study and decision at design review are made using the individual check lists according to its objects.

### 3. QUALITY ASSURANCE SYSTEM OF SEMICONDUCTOR DEVICES

#### 3.1 Activity of Quality Assurance

The following items are the general views of overall quality assurance in Hitachi;

- (1) Problems is solved in each process so that even the potential failure factors will be removed at final stage of production.
- (2) Feedback of information is made to insure satisfied level of process ability.

As the result, we assure the reliability.




Figure 1 Flow Chart of Qualification

**3.2 Qualification**

To assure the quality and reliability, the qualification tests are done at each stage of trial production and mass production based on the reliability design described in section 2.


The followings are the views on qualification in Hitachi:

- (1) From the standpoint of customers, qualify the products objectively by a third party.
- (2) Consider the failure experiences and data from

customers.

- (3) Qualify every change in design and work.
- (4) Qualify intensively on parts and materials and process.
- (5) Considering the process ability and factor of manufacturing fluctuation, establish the control points in mass production.

Considering the views mentioned above, qualification shown in Fig. 1 is done.



### 3.3 Quality and Reliability Control in Mass Production

To assure quality in mass production, quality is controlled functionally by each department, mainly by manufacturing department and quality assurance department. The total function flow is shown in Fig. 2.

#### 3.3.1 Quality Control on Parts and Materials

With the tendency toward higher performance and higher reliability of devices, quality control of parts and materials becomes more important. The items such as crystal, lead frame, fine wire for wire bonding, package and materials required in manufacturing process like mask pattern and chemicals, are all subject to inspection and control.

Besides qualification of parts and materials stated in 3.2, quality control of parts and materials is defined in incoming inspection. Incoming inspection is performed based on its purchase specification, drawing and mainly sampling test based on MIL-STD-105D. The other activities for quality assurance are as follows.

● **Table 1. Quality Control Check Points of Parts and Material (example)**

Material, Parts	Important Control Items	Point for Check
Wafer	Appearance	Damage and Contamination on Surface
	Dimension Sheet Resistance Defect Density Crystal Axis	Flatness Resistance Defect Numbers
Mask	Appearance Dimension Resistoration Gradation	Defect Numbers, Scratch Dimension Level
	Appearance	Uniformity of Gradation
Fine Wire for Wire Bonding	Appearance	Contamination, Scratch, Bend, Twist
	Dimension Purity Elongation Ratio	Purity Level Mechanical Strength
Frame	Appearance Dimension Processing Accuracy Plating Mounting Characteristics	Contamination, Scratch Dimension Level
	Appearance Dimension Leak Resistance Plating Mounting Characteristics Electrical Characteristics Mechanical Strength	Bondability, Solderability Heat Resistance
Ceramic Package	Appearance Dimension Leak Resistance Plating Mounting Characteristics Electrical Characteristics Mechanical Strength	Contamination, Scratch Dimension Level Airtightness Bondability, Solderability Heat Resistance
	Composition	Mechanical Strength
Plastic	Electrical Characteristics Thermal Characteristics Molding Performance Mounting Characteristics	Characteristics of Plastic Material
		Molding Performance Mounting Characteristics

- (1) Technology Meeting with Vendors
- (2) Approval and Guidance of Vendors
- (3) Analysis and tests of physical chemistry.

The typical check points of parts and materials are shown in Table 1.

#### 3.3.2 Inner Process Quality Control

To control inner process quality is very significant for quality assurance of devices. The quality control of products in every stage of production is explained below. Fig. 3 shows inner process quality control.

##### (1) Quality Control of Products in Every Stage of Production

Potential failure factors of devices should be removed in manufacturing process. Therefore, check points are set up in each process so as not to move the products with failure factors to the next process. Especially, for high reliability devices, manufacturing lines are rigidly selected in order to control the quality in process. Additionally we perform rigid check per process or per lot, 100% inspection in proper processes so as to remove failure factors caused by manufacturing fluctuation, and screenings depending on high temperature aging or temperature cycling. Contents of controlling quality under processing are as follows:

- Control of conditions of equipment and workers and sampling test of uncompleted products.
- Proposal and execution of working improvement.
- Education of workers
- Maintenance and improvement of yield
- Picking up of quality problems and execution of countermeasures toward them.
- Communication of quality information.

##### (2) Quality Control of Manufacturing Facilities and Measuring Equipment

Manufacturing facilities have been developed with the need of higher devices in performance and the automated production. It is also important to determine quality and reliability.

In Hitachi, automated manufacturing is promoted to avoid manufacturing fluctuation, and the operation of high performance equipment is controlled to function properly.

As for maintenance inspection for quality control, daily and periodically inspections are performed based on specification on every check point.

As for adjustment and maintenance of measuring equipment, the past data and specifications are clearly checked to keep and improve quality.

(3) Quality Control of Manufacturing Circumstances and Sub-material.

Quality and reliability of devices are affected especially by manufacturing process. Therefore, we thoroughly control the manufacturing circumstances such as temperature, humidity, dust, and the sub-materials like gas or pure water used in manufacturing process.

Dust control is essential to realize higher integration and higher reliability of devices. To maintain and improve the clearness of manufacturing site, we take care buildings, facilities, air-conditioning system, materials, clothes and works. Moreover, we periodically check on floating dust in the air, fallen dust or dirtiness on floor.




Figure 3 Example of Inner Process Quality Control



3.3.3 Final Tests and Reliability Assurance

(1) Final Tests

Lot inspection is done by quality assurance department for the product passed in 100% test in final manufacturing process. Though 100% of passed products is expected, sampling inspection is subjected to prevent mixture of failed products by mistake.

The inspection is executed not only to confirm that the products meet users' requirement, but to consider potential factors. Our lot inspection is based on MIL-STD-105D.

(2) Reliability Assurance Tests

To assure reliability, the reliability tests are performed periodically, and performed on each manufacturing lot if user requires.




Figure 4 Process Flow Chart of Coping with Failure to a Customer





# OUTLINE OF TESTING METHOD

## 1. INSPECTION METHOD

Compared to conventional core memories, IC memories contain all peripheral circuits, such as the decoder circuit, write circuit and read circuit. As a result, assembly and electrical inspection of ICs are all performed by IC manufacturers. Consequently, as the electrical inspection of IC memories are becoming more systematic, conventional IC inspection facilities are becoming useless. This has led to the development and introduction of a memory tester with pattern generator to generate the inspection pattern of the memory IC at high speed. A function test for such as TTL gates can be performed even by a simple DC parameter facility. However, when the address input becomes multiplexed as in 16K, 64K and 256K memory, even the generation of the function test pattern becomes a serious problem.

In the memory IC inspection, its quality cannot be judged by DC test on external pins only, because the number of the element such as transistor which can be judged in the DC test is only 1/1000 of all elements. The followings are the address patterns proposed to inspect whether the internal circuits are functioning correctly.

- (1) All "Low", All "High"
- (2) Checker Flag
- (3) Stripe Pattern
- (4) Marching Pattern
- (5) Galloping
- (6) Waling
- (7) Ping-Pong

Those are not all, but only representative ones. There are the pattern to check the mutual interference of bits and the pattern for the maximum power dissipation. Among the above mentioned patterns, those of (1) to (4) are called N pattern, which can check one sequence of N bit IC memory with the several times of N patterns at most. Those of (5) to (7) are called N<sup>2</sup> pattern, which need several times of N<sup>2</sup> patterns to check one sequence of N bit IC memory. Serious problem arises in using N<sup>2</sup> pattern in a large-capacity memory. For example, inspection of 16K memory with galloping pattern takes a lot of time — about 30 minutes. (1), (2) and (3) are rather simple and good methods, however, they are not perfect to find any failure in decoder circuits. Marching is the most simple and necessary pattern to check the function of IC memories.

## 2. MARCHING PATTERN

The marching pattern, as its name indicates, is a pattern in which "1"s march into all bits of "0"s. For example, a simple addressing of 16 bit memory is described below.

- (1) Clear all bits . . . . . See Fig. 1 (a)
- (2) Read "0" from 0th address and check that the read data is "0". Hereafter, "Read" means "checking and judging data"
- (3) Write "1" on 0th address. . . . . See Fig. 1(b)
- (4) Read "0" from 1st address.
- (5) Write "1" on 1st address.
- (6) Read "0" from nth address.
- (7) Write "1" on nth address . . . . . See Fig. 1(c)
- (8) Repeat (6) to (7) to the last address. Finally, all data will be "1".
- (9) After all data become "1", repeat from (2) to (8) replacing "0" and "1".

In this method, 5N address patterns are necessary for the N-bit memory.




Figure 1 Addressing method of for 16 bit memory in the Marching pattern

# APPLICATION

## 1. Static RAM

### 1.1. Static RAM Memory Cell

The static RAM memory cell consists of flip-flops organized as 4 NMOS transistors and 2 load resistors as shown in figure 1-1. The data in the cell can be retained as long as power is supplied, and read out without being destroyed.




Figure 1-1. Static RAM Memory Cell

### 1.2. Data Retention Mode and Battery Back-up System

The data in RAM is destroyed at power off. However, CMOS static RAM has a data retention mode. In this mode, power consumption at standby is extremely low and supply voltage can be reduced to 2 V. So, it enables a battery back-up system to retain data during power failure.

**Data Retention Mode:** The important point in designing a battery back-up system is the timing relation between the memory power supply during the change (ordinal source → battery) and the chip select signal. If the timing for the change is missed, the data in memory might be destroyed.

Figure 1-2. shows the timing for switching the power supply. The following explains the technical terms related to the data retention mode.




Figure 1-2. Timing for Battery Back-up Application

**Data retention mode:** The period that the power supply voltage is lower than the specified operation voltage. During this period, memory must be kept in non-select condition (e.g.  $\overline{CS} = V_{DR} - 0.2V$ ).

$t_{CDR}$  (time for chip select to data retention): The minimum time needed to change from operating mode to data retention mode. Normally 0 ns.

$t_R$  (Operation recovery time): The minimum time needed to change from data retention mode to operating mode. Normally, it is the same as the cycle time of the memory.

$V_{DR}$  (data retention voltage): The voltage applied in data retention mode. Normally, the minimum supply voltage needed to retain memory data is 2 V.

$I_{CCDR}$  (data retention current): The current consumption in data retention mode. It depends on memory power supply voltage and ambient temperature. It is specified at supply voltage ( $V_{DR}$ ) = 3.0 V.

**Battery Back-up System:** battery back-up sequence is described in the following:

1. External circuit detects failure of system power supply.
2. External circuit changes RAM to standby mode.
3. External circuit separates RAM from system power supply.
4. External circuit switches to Back-up power supply.




Figure 1-3. Example of Battery Back-up System

The control circuit detects the power failure and cuts off the power after switching memories to standby mode. On recovery, it confirms power supply and after some delay, returns memories to operating mode. The memory control signals depend on the types of memories used in the system.

\* Using memory with only one  $\overline{CS}$ . NAND signal between the control signal and chip select signal should be connected to  $\overline{CS}$ . As the level of  $\overline{CS}$  in data retention mode must be higher than  $V_{DR} - 0.2V$ , the power supply for this NAND gate must either be shared with the memory power supply, or be pulled up to the memory power supply.

\* Using memory with two  $\overline{CS}$ . Basically, the signals are the same as mentioned above. In general use, two pins should be used for the control signal and the chip select signal respec-

## Application

tively.  $\overline{CS}$ , which can intercept current path of other pins in the input buffers, is for control signal input of data retention mode.

- \* Using memory with  $\overline{CS}$  and CS. As CS selects the chips at high level, it is better to use CS than  $\overline{CS}$  as control signal input for data retention mode. As soon as power down is detected, signals should be brought to low level. So a pull-

up to the memory power supply level is not needed and circuit organization is simplified.

Figure 1-4 shows an example of a battery back-up system circuit. Hitachi recommends using CMOS logic for gate  $G_1$  in control circuit and memory  $V_{CC}$ . The low  $V_{CE}$  transistor  $Q_1$  is required to switch regulating circuit from system power supply to back-up power supply.




Figure 1-4. Example of Battery Back-up System Circuit

## 2. Pseudo-Static RAM

### 2.1 Pseudo-Static RAM Features

A new type of memory, pseudo-static RAM has been developed to provide the advantages of dynamic RAM (low cost, high density) and static RAM (easy usage). IC memory consists of memory cells for data storage, and input/output circuits for interfacing to the external circuits. PSRAM provides the memory cell and peripheral circuits of DRAM and the external control circuits, which includes a part of the refresh control circuits not provided by dynamic RAM, and interface circuits similar to that of static RAM, on a chip, as shown in table 2-1. Address input is not multiplexed and data input/output is byte-wide like standard static RAM. With PSRAM  $\times 8$  organization, medium density memory system can be designed easily. PSRAM provides address refresh, automatic refresh and self refresh.

Figure 2-1 shows examples of system design using PSRAM and DRAM. Using PSRAM, the circuits




Figure 2-1. System Organization

Table 2-1. PSRAM Features

	SRAM	PSRAM	DRAM
Memory Cell	4 Tr + 2 R	1 Tr + 1 C	1 Tr + 1 C
Organization	$\times 1, \times 4, \times 8$	$\times 8$	$\times 1, \times 4$
Address	Single Address		Multiplexed Address
Refresh	Nor Necessary	Necessary	
External Circuits	Simple $\longleftrightarrow$ Complex		

interfacing CPU to DRAM can be drastically reduced.

Figure 2-2 shows block diagram of pseudo static RAM.

### 2.2. 1 Mbit Pseudo-Static RAM Function

**Read/Write Cycle:** Figure 2-3 and figure 2-4 show the timing chart for the read/write cycle of 1 Mbit pseudo-static RAM HM658128. The HM658128




Figure 2-2. Block Diagram (PSRAM)

can perform 2 types of access in a read cycle,  $\overline{CE}$  access (Figure 2-3 (a)) and  $\overline{OE}$  access figure 2-3 (b)). It writes the data at the rising edge of  $\overline{WE}$  (figure 2-4 (a)) or at the rising edge of  $\overline{CE}$  (figure 2-4 (b)). The  $\overline{CS}$  pin should be brought high when the address is latched at the falling edge of  $\overline{CE}$  in the read/write cycle. The HM658128 has no  $\overline{OE}$  specification at the falling edge of  $\overline{CE}$  as it provides both  $\overline{OE}$  pin and  $\overline{RFSH}$  pin.




Figure 2-3. Read Cycle



**CS Standby Mode:** The HM658128 enters CS standby mode for one cycle if CS turns to low at the falling edge of  $\overline{CE}$  (figure 2-5).




Figure 2-4. Write Cycle




Figure 2-5. CS Standby Mode

**Address Refresh:** Address refresh mode performs refresh by access to row address (A0 – A8) 0 – 511 sequentially within 8 ms, as shown in figure 2-6 (in

distributed mode). In this mode, CS should be high at falling edge of  $\overline{CE}$ .




Figure 2-6. Address Refresh

**Automatic Refresh:** The HM658128 goes to automatic refresh mode if  $\overline{RFSH}$  falls while  $\overline{CE}$  is high and it is kept low for more than 180 ns. It is not required to input the refresh address from

address pins A0 – A8, as it is generated internally. Figure 2-7 shows the timing chart for distributed refresh. In automatic refresh mode, the timing for only  $\overline{CE}$  and  $\overline{RFSH}$  are specified.




Figure 2-7. Automatic Refresh

**Self Refresh:** Self refresh mode performs refresh at the internally determined interval. The HM658128 enters the mode when the internal refresh timer is

enabled by keeping  $\overline{CE}$  high and  $\overline{RFSH}$  low for more than 8  $\mu$ s (figure 2-8).






Figure 2-8. Self Refresh

**Considerations on Using HM658128:** The following should be considered when using the HM658128.

- **Data retention.** The HM658128 can retain the data with a battery (but not for long time). The HM658128L, low power version, offers typical self-refresh or standby current of 100 $\mu$ A. A 1-Mbyte system (using eight HM658128Ls) can retain the data for about 1.5 months with battery of 100 mAh current.  $V_{CC} = 5\text{ V} \pm 10\%$  must be maintained for data retention.
- **Power on.** Start HM658128 operation by executing more than eight initial cycles (dummy cycles) more than 100  $\mu$ s after power voltage reaches 4.5 V – 5.5 V after power on.
- **Bypass capacitor.** Hitachi recommends inserting 1 bypass capacitor per RAM.

### 2.3 Pseudo-Static RAM Data Retention

PSRAM with self refresh retains data  $\overline{CE}$  and  $\overline{OE}$  are fixed for more than defined period. The following explains considerations for PSRAM data retention.

First, PSRAM cannot retain the data at low supply voltage.

They employ 1 MOS type memory cell as shown in figure 2-9. The charge is stored on the capacitor C as memory data. The data 1, written at low supply




Figure 2-9. Memory Cell of PSRAM

voltage, cannot be read as 1 at high supply voltage.

Figure 2-10 indicates the operation voltage for self refresh and subsequent read of PSRAM. If the data is read out at more than 5 V of  $V_{CC}$ , for example, after self refresh is performed at  $V_{CC} = 3.7\text{ V}$ , it is destroyed.

PSRAM must be used at supply voltage from 4.5V to 5.5V.

Second self refresh current increases at low supply voltage.




Figure 2-10. PSRAM Operating Voltage

PSRAM provides the voltage level detector circuit to reduce self refresh current. However, it should be noted that the circuit increases the current with low supply voltage in self refresh (figure 2-11). Self refresh current also increases at low temperature (figure 2-12).




Figure 2-11. Self Refresh Current vs. Voltage




Figure 2-12. Self-Refresh Current vs Temperature

Please use PSRAM within the recommended operation range ( $V_{CC}$  more than 4.5 V, temperature more than 0°C) for data retention, especially using a battery.

### 3. INSTRUCTIONS FOR USING MEMORY DEVICES

#### 3.1 Prevention of Electrostatic Discharge

As semiconductor memory designs are based on a very fine pattern, they can be subject to malfunction or defects caused by static electricity. Though the built-in protection circuits assure unaffected reliability in normal use, devices should be handled according to the following instructions:

1. In transporting and storing memory devices, put them in conductive magazine or put all pins of each device into a conductive mat so that they are kept at the same potential. Manufacturers should give enough consideration to packing when shipping their products.
2. When devices touch a human body in mounting or inspection, the handler must be grounded. Do not forget to insert a resistor ( $1M\Omega$  approx. is desirable) in series to protect the handles from electrical shock.
3. Keep the relative ambient humidity at about 50% in process.
4. For working clothes, cotton is preferable to synthetic fabrics.
5. Use a soldering iron operating at low voltage (12 V or 24 V, if possible) with its tip grounded.
6. In transporting the board with memory devices mounted on it, cover it with conductive sheets.
7. Use conductive sheets of high resistance (about  $10^9$  ohm/ $\square$ ) to protect devices from electrostatic discharge. For, if dropped onto conductive materials like a metal sheet, devices may deteriorate or even breakdown owing to sudden discharge of the charge stored on the surface.
8. Never set the system to which memory devices are applied near anything that generates high voltage (e.g. CRT Anode electrode, etc.).

#### 3.2 Using CMOS Memories

As shown in figure 3-1, the input of a CMOS memory is connected to the gate of an inverter consisting of PMOS and NMOS transistor. Figure 3-2 shows the relationship between the input voltage and current in this inverter. The top and bottom transistors turn ON and make current flow when the input voltage becomes intermediate level. Therefore, it is necessary to keep the input voltage below 0.2 V or above  $V_{CC} - 0.2$  V in order to minimize power consumption. The data sheet specifies the stand-by current for both the cases of input level with minimum  $V_{IH}$  and maximum  $V_{IL}$  and that with 0.2V or  $V_{CC} - 0.2$  V, and the difference in value is remarkably great. Some memory devices are designed to cut off such current flow in standby mode by the control of input signals, but it depends

on device type. This should be confirmed in data sheet for each device type.




Figure 3-1. CMOS Inverter




Figure 3-2. Relationship between Input Voltage & Current in CMOS Inverter

Another problem particular to CMOS devices is latch-up. Figure 3-3 shows the cross section of a CMOS inverter and the structure of a parasitic bipolar transistor. The equivalent circuit of the parasitic thyristor is shown in figure 3-4. When positive DC current or pulse noise is applied (figure 3-4 (a)), TR3 is turned on owing to the bias voltage generated between base and emitter. And trigger current flows into GND through  $R_B$ , the base resistance of TR2. As a result, TR2 becomes conductive and current flows from power supply ( $V_{CC}$ ) through the base resistance of TR1 ( $R_N$ ), which puts TR1 into conduction, too. Then, as the base of TR2 is re-biased by collector current from TR1, the closed loop consisting of TR1 and TR2 reacts. Thus current flows constantly between power supply ( $V_{CC}$ ) and GND even without trigger current caused by outside noise.

Latch-up can be caused by a negative pulse, too (figure 3-4 (bb)). Most of semiconductor memory manufacturers are trying to improve latch-up immunity of their products. Hitachi provides enough guard band by applying diffusion layer around inputs and outputs, taking care not to connect input to p+ diffusion layer. Input voltage for 64 kbit static RAM HM6264A, for example, is specified as follows:

$V_{IH}$  max 6.0 V (not depending on  $V_{CC}$ )  
 $V_{IL}$  min 3.0 V (pulse width = 50 ns)  
 -0.3 V (DC level)

Thus almost no consideration for latch-up is required in system design.




Figure 3-3. Cross Section Structure of CMOS Inverter




Figure 3-4. Equivalent Circuit of Parasitic Thyristor

### 3.3 Noise Prevention

Noise in semiconductor memories is roughly classified into input signal noise and power supply noise.

#### 3.3.1 Input Signal Noise

Input signal noise is caused by overshoot and undershoot. If either of them is out of recommended DC operating conditions, normal operation is hindered, and voltage over absolute maximum rating will break the device. In operating high speed system, special care is required to prevent input signal noise.

The noise can be prevented by inserting a serial resistance of less than 50 ohm into each input or a terminating resistance into the input line. Actually, however, input signal noise can be simply reduced by a stable power supply line, because it is often caused by unstable reference voltage (GND level).

#### 3.3.2 Power Supply Notice

The power source noise can be classed as low-frequency noise and high-frequency noise as shown in figure 3-5. To assure stable memory operation, the peak-to-peak power supply voltage in the presence of low-or high-frequency noise should be held below 10 percent of its standard level.




Figure 3-5. Power Source Noise



## Application

Devices like dynamic RAMs, which operate from clock signals, or high speed CMOS static RAMs, through which current flows during transition of signals, consume high peak current. When a power supply does not have enough capacity for the peak current, voltage drops. And if the recovery rate of the power supply synchronizes with its time constant, it may start oscillating. To reduce the influence of the peak current, a bypass capacitor of  $0.1 - 0.01 \mu\text{F}$  should be inserted near the device. The following points must be considered in designing pattern of the board:

★ For bypass capacitors, use titanium ceramic, or tantalum capacitors which have better high-frequency characteristics.

★ Bypass capacitors must be applied as near to the power supply pin of memory devices as possible, and inductance in the path from  $V_{CC}$  pin to  $V_{SS}$  pin through the bypass capacitor must be as little as possible.

★ The line connected to the power supply on the board should be as wide as possible.

★ It is preferable for the power supply line to be at right angles to devices selected at the same time, less too much peak current should flow through one power supply line at a time




Figure 3-6. Examples of Power Supply Board Pattern

### 3.4 Address Input Waveform of HI-BICMOS Memory

Data stored in memory might be destructed in case that Address Input of the HM6716, HM6719, HM6787, HM6788 and HM6789 series becomes floating and sticks at and around threshold voltage. (e.g. CPU does Address Bus to off state in Figure 1.) Consequently, the following three methods are recommended so as to preserve malfunction of memory device.

- Insert latch as shown in Figure 3-7 lest Address Input should become floating.
- Put  $\overline{CS}$  into High while Address Input becomes floating. (Dotted line in Figure 3.8)
- Insert Pull-up Resistor (R) to hold time constant of Rising Edge wave form of Address Input pin ( $t_r = R \times C$ ) below 150 ns.

Stable operation can be assured if you have already adopted the above three method (A, B, C), while if you have any problem, please contact our sales offices.




Figure 3-7




Figure 3-8


Section 2  
MOS Static RAM

# HM6268 Series

## 4096-word x 4-bit High Speed CMOS Static RAM

### ■ FEATURES

- Single 5V Supply and High Density 20 Pin Package.
- High Speed: Fast Access Time 25/35/45ns (max.)
- Low Power Standby: 100 $\mu$ W typ, 5 $\mu$ W typ (L-version)  
Active: 250mW typ.
- Completely Static Memory: No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Directly TTL Compatible – All Inputs and Outputs
- Capability of Battery Back Up Operation (L-version)




(DP-20N)


### ■ ORDERING INFORMATION

Type No.	Access Time	Package
HM6268P-25	25ns	300mil 20pin Plastic DIP
HM6268P-35	35ns	
HM6268P-45	45ns	
HM6268LP-25	25ns	
HM6268LP-35	35ns	
HM6268LP-45	45ns	

### ■ BLOCK DIAGRAM



### ■ PIN ARRANGEMENT



### ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to $V_{SS}$	$V_T$	-0.5*1 to +7.0	V
Power Dissipation	$P_T$	1.0	W
Operating Temperature	$T_{op}$	0 to +70	°C
Storage Temperature	$T_{stg}$	-55 to +125	°C
Temperature under Bias	$T_{mb}$	-10 to +85	°C

Note) \* 1. -3.5V for pulse width  $\leq$  10ns.



**TRUTH TABLE**

$\overline{CS}$	$\overline{WE}$	Mode	$V_{CC}$ Current	I/O Pin	Ref. Cycle
H	X	Not Selected	$I_{SB}, I_{SB1}$	High Z	–
L	H	Read	$I_{CC}$	Dout	Read Cycle
L	L	Write	$I_{CC}$	Din	Write Cycle

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = 0$  to  $+70^\circ\text{C}$ )

Parameter	Symbol	min	typ	max	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input High (logic 1) Voltage	$V_{IH}$	2.2	–	6.0	V
Input Low (logic 0) Voltage	$V_{IL}$	$-0.5^{*1}$	–	0.8	V

Note) \*1.  $-3.0\text{V}$  for pulse width  $\leq 10\text{ns}$ .

**DC AND OPERATING CHARACTERISTICS** ( $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ ,  $T_a = 0$  to  $+70^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min.	Typ.*1	Max.	Unit
Input Leakage Current	$ I_{IJ} $	$V_{CC} = 5.5\text{V}$ , $V_{in} = V_{SS}$ to $V_{CC}$	–	–	2.0	$\mu\text{A}$
Output Leakage Current	$ I_{LO} $	$\overline{CS} = V_{IH}$ , $V_{I/O} = V_{SS}$ to $V_{CC}$	–	–	2.0	$\mu\text{A}$
Operating Power Supply Current	$I_{CC}$	$\overline{CS} = V_{IL}$ , $I_{I/O} = 0\text{mA}$ , min. cycle	–	$50^{*3}$	90	$\text{mA}$
Standby Power Supply Current	$I_{SB}$	$\overline{CS} = V_{IH}$ , min. cycle	–	15	25	$\text{mA}$
Standby Power Supply Current (1)	$I_{SB1}$	$\overline{CS} \geq V_{CC} - 0.2\text{V}$ , $0\text{V} \leq V_{IN} \leq 0.2\text{V}$ or $V_{CC} - 0.2\text{V} \leq V_{IN}$	–	0.02	2.0	$\text{mA}$
			–	$1^{*2}$	$50^{*2}$	$\mu\text{A}$
Output Low Voltage	$V_{OL}$	$I_{OL} = 8\text{mA}$	–	–	0.4	V
Output High Voltage	$V_{OH}$	$I_{OH} = -0.4\text{mA}$	2.4	–	–	V

Notes) \*1. Typical limits are at  $V_{CC} = 5.0\text{V}$ ,  $T_a = +25^\circ\text{C}$  and specified loading.

\*2. This characteristics is guaranteed only for L-version.

\*3.  $40\text{mA}$  typ. for 45ns version.

**CAPACITANCE** ( $T_a = 25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$ )

Parameter	Symbol	Test Conditions	min	max	Unit
Input Capacitance	$C_{IN}$	$V_{IN} = 0\text{V}$	–	6	$\text{pF}$
Input/Output Capacitance	$C_{I/O}$	$V_{I/O} = 0\text{V}$	–	9	$\text{pF}$

Note: This parameter is sampled and not 100% tested.

**AC CHARACTERISTICS** ( $V_{CC} = 5\text{V} \pm 10\%$ ,  $T_a = 0$  to  $+70^\circ\text{C}$ , unless otherwise noted.)


AC Test Conditions

Input pulse levels:  $V_{SS}$  to  $3.0\text{V}$

Input rise and fall times:  $5\text{ns}$

Input and Output timing reference levels:  $1.5\text{V}$

Output load: See Figure



\* Including scope and jig.




● READ CYCLE


Parameter	Symbol	HM6268-25		HM6268-35		HM6268-45		Unit
		min	max	min	max	min	max	
Read Cycle Time	$t_{RC}$	25	—	35	—	45	—	ns
Address Access Time	$t_{AA}$	—	25	—	35	—	45	ns
Chip Select Access Time	$t_{ACS}$	—	25	—	35	—	45	ns
Output Hold from Address Change	$t_{OH}$	5	—	5	—	5	—	ns
Chip Selection to Output in Low Z	$t_{LZ}^{*1}$	10	—	10	—	10	—	ns
Chip Deselection to Output in High Z	$t_{HZ}^{*1}$	0	15	0	20	0	20	ns
Chip Selection to Power Up Time	$t_{PU}$	0	—	0	—	0	—	ns
Chip Deselection to Power Down Time	$t_{PD}$	—	25	—	25	—	30	ns

Note) \* 1. Transition is measured  $\pm 200mV$  from steady state voltage with Load (B).  
This parameter is sampled and not 100% tested.

● Timing Waveform of Read Cycle No. 1<sup>(1),(2)</sup>



● Timing Waveform of Read Cycle No. 2<sup>(1),(3)</sup>



- Notes: 1.  $\overline{WE}$  is High for Read Cycle.  
2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .  
3. Address Valid prior to or coincident with  $\overline{CS}$  transition Low.


● WRITE CYCLE

Parameter	Symbol	HM6268-25		HM6268-35		HM6268-45		Unit
		min	max	min	max	min	max	
Write Cycle Time	$t_{WC}$	25	—	35	—	45	—	ns
Chip Selection to End of Write	$t_{CW}$	20	—	30	—	40	—	ns
Address Valid to End of Write	$t_{AW}$	20	—	30	—	40	—	ns
Address Setup Time	$t_{AS}$	0	—	0	—	0	—	ns
Write Pulse Width	$t_{WP}$	20	—	30	—	35	—	ns
Write Recovery Time	$t_{WR}$	0	—	0	—	0	—	ns
Data Valid to End of Write	$t_{DW}$	12	—	20	—	20	—	ns
Data Hold Time	$t_{DH}$	0	—	0	—	0	—	ns
Write Enabled to Output in High Z	$t_{VZ}^{*1}$	0	8	0	10	0	15	ns
Output Active from End of Write	$t_{DW}^{*1}$	0	—	0	—	0	—	ns


Note)\* 1. Transition is measured  $\pm 200mV$  from steady state voltage with Load (B).  
This parameter is sampled and not 100% tested.



● Timing Waveform of Write Cycle No. 1 ( $\overline{WE}$  Controlled)



● Timing Waveform of Write Cycle No. 2 ( $\overline{CS}$  Controlled)



- Notes:
1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$ . ( $t_{WP}$ ).
  2.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
  3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
  4. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, the output buffers remain in a high impedance state.
  5. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
  6. Dout is the same phase of write data of this write cycle, if  $t_{WR}$  is long enough.


**LOW V<sub>CC</sub> DATA RETENTION CHARACTERISTICS (0°C ≤ T<sub>a</sub> ≤ 70°C)**

This characteristics guaranteed only for L-version.


Parameter	Symbol	Test Conditions	min	typ	max	Unit
V <sub>CC</sub> for Data Retention	V <sub>DR</sub>	CS ≥ V <sub>CC</sub> - 0.2V V <sub>CC</sub> ≥ V <sub>DR</sub> - 0.2V or 0V ≤ V <sub>CC</sub> ≤ 0.2V	2.0	—	—	V
Data Retention Current	I <sub>CCDR</sub>		—	—	30 <sup>+2</sup> 20 <sup>+3</sup>	μA
Chip Deselect to Data Retention Time	t <sub>CDR</sub>	See retention waveform	0	—	—	ns
Operation Recovery Time	t <sub>R</sub>		t <sub>RC</sub> *1	—	—	ns

Notes) \*1. t<sub>RC</sub> = Read Cycle Time.      \*2. V<sub>CC</sub> = 3.0V  
 \*3. V<sub>CC</sub> = 2.0V


**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**




**SUPPLY CURRENT VS. SUPPLY VOLTAGE**




**SUPPLY CURRENT VS. AMBIENT TEMPERATURE**




**ACCESS TIME VS. SUPPLY VOLTAGE**




**ACCESS TIME VS. LOAD CAPACITANCE**



**ACCESS TIME VS. AMBIENT TEMPERATURE**




**SUPPLY CURRENT VS. FREQUENCY**







**INPUT LOW VOLTAGE VS. SUPPLY VOLTAGE**




**INPUT HIGH VOLTAGE VS. SUPPLY VOLTAGE**




**OUTPUT CURRENT VS. OUTPUT VOLTAGE**




**OUTPUT CURRENT VS. OUTPUT VOLTAGE**



**STANDBY CURRENT VS. AMBIENT TEMPERATURE**



**STANDBY CURRENT VS. SUPPLY VOLTAGE**



# HM6267 Series

## 16384-word x 1-bit High Speed CMOS Static RAM


### ■ FEATURES

- High Speed: Fast Access Time 35/45/55ns (max.)
- Low Power Standby and Low Power Operation  
Standby: 0.1mW (typ.)/5μW (typ.) (L-version),  
Operation: 200mW (typ.)
- Single 5V Supply and High Density 20 Pin Package
- Completely Static Memory ..... No Clock or Timing Strobe Required
- Equal Access and Cycle Time
- Directly TTL Compatible: All Input and Output
- Capability of Battery Back Up Operation (L-version)

### ■ ORDERING INFORMATION

Type No.	Access Time	Package
HM6267P-35	35ns	300 mil 20 pin Plastic DIP
HM6267P-45	45ns	
HM6267P-55	55ns	
HM6267LP-35	35ns	300 mil 20 pin Plastic DIP
HM6267LP-45	45ns	
HM6267LP-55	55ns	


### ■ BLOCK DIAGRAM




### ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin*1	$V_T$	-0.5*2 to +7.0	V
Power Dissipation	$P_T$	1.0	W
Operating Temperature	$T_{opr}$	0 to +70	°C
Storage Temperature	$T_{stg}$	-55 to +125	°C
Storage Temperature Under Bias	$T_{bias}$	-10 to +85	°C

Notes) \*1. With respect of  $V_{SS}$ .  
\*2. -3.5V for pulse width  $\leq 20$ ns.



### ■ PIN ARRANGEMENT



TRUTH TABLE

$\overline{CS}$	$\overline{WE}$	Mode	$V_{CC}$ Current	Dout Pin	Ref. Cycle
H	x	Not selected	$I_{SB}, I_{SB1}$	High-Z	
L	H	Read	$I_{CC}$	Dout	Read Cycle
L	L	Write	$I_{CC}$	High-Z	Write Cycle

RECOMMENDED DC OPERATING CONDITIONS ( $T_a = 0$  to  $+70^\circ\text{C}$ )

Item	Symbol	min	typ	max	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input Voltage	$V_{IH}$	2.2	-	6.0	V
	$V_{IL}$	$-0.5^{*1}$	-	0.8	V

Note) \*1.  $-3.0\text{V}$  for pulse width  $\leq 20\text{ns}$

DC AND OPERATING CHARACTERISTICS ( $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ ,  $T_a = 0$  to  $+70^\circ\text{C}$ )

Item	Symbol	Test Conditions	HM6267-35			HM6267-45/55			Unit
			min	typ*1	max	min	typ*1	max	
Input Leakage Current	$ I_{LI} $	$V_{CC}=5.5\text{V}, V_{IN}=V_{SS}$ to $V_{CC}$	-	-	10	-	-	10	$\mu\text{A}$
Output Leakage Current	$ I_{LO} $	$\overline{CS}=V_{IH}, V_{OUT}=V_{SS}$ to $V_{CC}$	-	-	10	-	-	10	$\mu\text{A}$
Operating Power Supply Current	$I_{CC}$	$\overline{CS}=V_{IL}, I_{OUT}=0\text{mA}$ , min. cycle	-	40	100	-	40	80	$\text{mA}$
	$I_{SB}$	$\overline{CS}=V_{IH}$ , min cycle	-	10	20	-	10	20	$\text{mA}$
Stand by Power Supply Current	$I_{SB1}$	$\overline{CS} \geq V_{CC} - 0.2\text{V}$ , $0\text{V} \leq V_{IN} \leq 0.2\text{V}$ or $V_{CC} - 0.2\text{V} \leq V_{IN}$	-	0.02	2	-	0.02	2	$\text{mA}$
			-	1*2	50*2	-	1*2	50*2	$\mu\text{A}$
Output Voltage	$V_{OL}$	$I_{OL} = 8\text{mA}$	-	-	0.4	-	-	0.4	V
	$V_{OH}$	$I_{OH} = -4\text{mA}$	2.4	-	-	2.4	-	-	V

Notes) \*1. Typical limits are at  $V_{CC} = 5\text{V}$ ,  $T_a = 25^\circ\text{C}$  and specified loading.

\*2. This characteristics is guaranteed only for L-version.

CAPACITANCE ( $T_a = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$ )

Item	Symbol	typ.	max	Unit	Conditions
Input Capacitance	$C_{IN}$	-	5	pF	$V_{IN} = 0\text{V}$
Output Capacitance	$C_{OUT}$	-	7	pF	$V_{OUT} = 0\text{V}$

Note) This parameter is sampled and not 100% tested.

AC CHARACTERISTICS ( $V_{CC} = 5\text{V} \pm 10\%$ ,  $T_a = 0$  to  $+70^\circ\text{C}$ , unless otherwise noted)

AC TEST CONDITIONS


Input pulse levels:  $V_{SS}$  to  $3.0\text{V}$

Input rise and fall times:  $5\text{ns}$

Input and Output timing reference levels:  $1.5\text{V}$

Output load: See Figure


Output Load A



\* Including scope and jig.

Output Load B

(for  $t_{rz}$ ,  $t_{LZ}$ ,  $t_{HZ}$  &  $t_{ow}$ )




\* Including scope and jig.




● Read Cycle

Item	Symbol	HM6267-35		HM6267-45		HM6267-55		Unit	Notes
		min	max	min	max	min	max		
Read Cycle Time	$t_{RC}$	35	-	45	-	55	-	ns	1
Address Access Time	$t_{AA}$	-	35	-	45	-	55	ns	
Chip Select Access Time	$t_{ACS}$	-	35	-	45	-	55	ns	
Output Hold from Address Change	$t_{OH}$	5	-	5	-	5	-	ns	
Chip Selection to Output in Low Z	$t_{LZ}$	5	-	5	-	5	-	ns	2,3,7
Chip Deselectio to Output in High Z	$t_{HZ}$	0	30	0	30	0	30	ns	2,3,7
Chip Selectio to Power Up Time	$t_{PU}$	0	-	0	-	0	-	ns	
Chip Deselection to Power Down Time	$t_{PD}$	-	20	-	30	-	30	ns	

● TIMING WAVEFORM OF READ CYCLE NO. 1 <sup>4) 5)</sup>



● TIMING WAVEFORM OF READ CYCLE NO. 2 <sup>4) 6)</sup>




- Notes) 1. All Read Cycle timing are referenced from last valid address to the first transitioning address.  
 2. At any given temperature and voltage condition,  $t_{HZ}$  max. is less than  $t_{LZ}$  min. both for a given device and from device to device.  
 3. Transition is measured  $\pm 500$ mV from steady state voltage with specified loading in Load B.  
 4. WE is High for READ cycle.  
 5. Device is continuously selected,  $\overline{CS} = V_{IL}$ .  
 6. Addresses valid prior to or coincident with  $\overline{CS}$  transition low.  
 7. This parameter is sampled and not 100% tested.

● Write Cycle


Item	Symbol	HM6267-35		HM6267-45		HM6267-55		Unit	Notes
		min	max	min	max	min	max		
Write Cycle Time	$t_{WC}$	35	-	45	-	55	-	ns	2
Chip Selection to End of Write	$t_{CW}$	30	-	40	-	50	-	ns	
Address Valid to End of Write	$t_{AW}$	30	-	40	-	50	-	ns	
Address Setup Time	$t_{AS}$	0	-	0	-	0	-	ns	
Write Pulse Width	$t_{WP}$	20	-	25	-	35	-	ns	
Write Recovery Time	$t_{WR}$	0	-	0	-	0	-	ns	
Data Valid to End of Write	$t_{DW}$	20	-	25	-	25	-	ns	
Data Hold Time	$t_{DH}$	0	-	0	-	0	-	ns	
Write Enabled to Output in High Z	$t_{WZ}$	0	20	0	25	0	25	ns	3,4
Output Active from End of Write	$t_{OW}$	0	-	0	-	0	-	ns	3,4



● TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$  Controlled)



● TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CS}$  Controlled)



- Notes)
1. If  $\overline{CS}$  goes high simultaneously with  $\overline{WE}$  high, the output remains in a high impedance states.
  2. All Write Cycle timings are referenced from the last valid address to the first transitions address.
  3. Transition is measured  $\pm 500\text{mV}$  from steady state voltage with specified loading in Load B.
  4. This parameter is sampled and not 100% tested.

**LOW V<sub>CC</sub> DATA RETENTION CHARACTERISTICS (0°C ≤ T<sub>a</sub> ≤ 70°C)**

This characteristics is guaranteed only for L-version.


Parameter	Symbol	Test Conditions	min	typ	max	Unit
V <sub>CC</sub> for Data Retention	V <sub>DR</sub>	CS ≥ V <sub>CC</sub> - 0.2V	2.0	—	—	V
Data Retention Current	I <sub>CCDR</sub>		V <sub>CC</sub> ≥ V <sub>DR</sub> - 0.2V or 0V ≤ V <sub>CC</sub> ≤ 0.2V	—	—	30*2 20*3
Chip Deselect to Data Retention Time	t <sub>CDR</sub>	see retention waveform	0	—	—	ns
Operation Recovery Time	t <sub>R</sub>		t <sub>RC</sub> *1	—	—	—

Notes) \*1 t<sub>R</sub> - Read Cycle Time.


\*2 V<sub>CC</sub> = 3.0V

\*3 V<sub>CC</sub> = 2.0V


**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**




**SUPPLY CURRENT VS. SUPPLY VOLTAGE**




**SUPPLY CURRENT VS. AMBIENT TEMPERATURE**




**ACCESS TIME VS. SUPPLY VOLTAGE**




**ACCESS TIME VS. AMBIENT TEMPERATURE**




**ACCESS TIME VS. LOAD CAPACITANCE**




**SUPPLY CURRENT VS. FREQUENCY**




**INPUT LOW VOLTAGE VS. SUPPLY VOLTAGE**




**INPUT HIGH VOLTAGE VS. SUPPLY VOLTAGE**




OUTPUT CURRENT VS. OUTPUT VOLTAGE




OUTPUT CURRENT VS. OUTPUT VOLTAGE



STANDBY CURRENT VS. AMBIENT TEMPERATURE



STANDBY CURRENT VS. SUPPLY VOLTAGE





# HM6264A Series

## 8192-word x 8-bit High Speed CMOS Static RAM

### ■ FEATURES

- Low Power Standby
  - Low Power Operation
- Fast access Time
- Single +5V Supply
- Completely Static Memory. . . . . No clock or Timing Strobe Required
- Equal Access and Cycle Time
- Common Data Input and Output, Three State Output
- Directly TTL Compatible: All Input and Output
- Capability of Battery Back Up Operation (L-/LL-version)


Standby: 0.1mW (typ.)  
 10μW (typ.) L-/LL-version  
 Operating: 15mW/MHz (typ.)  
 100ns/120ns/150ns (max.)

### ■ ORDERING INFORMATION

Type No.	Access Time	Package
HM6264AP-10	100ns	600 mil 28 pin Plastic DIP
HM6264AP-12	120ns	
HM6264AP-15	150ns	
HM6264ALP-10	100ns	
HM6264ALP-12	120ns	
HM6264ALP-15	150ns	
HM6264ALP-10L	100ns	300 mil 28 pin Plastic DIP
HM6264ALP-12L	120ns	
HM6264ALP-15L	150ns	
HM6264ASP-10	100ns	
HM6264ASP-12	120ns	
HM6264ASP-15	150ns	
HM6264ALSP-10L	100ns	28 pin Plastic SOP (Note)
HM6264ALSP-12L	120ns	
HM6264ALSP-15L	150ns	
HM6264AFP-10	100ns	
HM6264AFP-12	120ns	
HM6264AFP-15	150ns	
HM6264ALFP-10L	100ns	
HM6264ALFP-12L	120ns	
HM6264ALFP-15L	150ns	


Note) T is added to the end of the type no. for a SOP of 3.00 mm (max.) thickness.

HM6264AP Series




(DP-28)

HM6264ASP Series




(DP-28N)

HM6264AFP Series




(FP-28D/DA)

### ■ PIN ARRANGEMENT



■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage *1	$V_T$	-0.5*2 to +7.0	V
Power Dissipation	$P_T$	1.0	W
Operating Temperature	$T_{opr}$	0 to +70	°C
Storage Temperature	$T_{stg}$	-55 to +125	°C
Storage Temperature (Under Bias)	$T_{bias}$	-10 to +85	°C

Notes) \*1. With respect to  $V_{SS}$ .  
 \*2. -3.0V for pulse width  $\leq 50$ ns

■ TRUTH TABLE

$\overline{WE}$	$CS_1$	$CS_2$	$\overline{OE}$	Mode	I/O Pin	$V_{CC}$ Current	Note
X	H	X	X	Not Selected (Power Down)	High Z	$I_{SB}/I_{SB1}$	
X	X	L	X		High Z	$I_{SB}/I_{SB1}$	
H	L	H	H	Output Disabled	High Z	$I_{CC}$	
H	L	H	L	Read	Dout	$I_{CC}$	Read Cycle
L	L	H	H	Write	Din	$I_{CC}$	Write Cycle (1)
L	L	H	L		Din	$I_{CC}$	Write Cycle (2)

X: H or L

■ RECOMMENDED DC OPERATING CONDITIONS ( $T_a = 0$  to +70°C)

Item	Symbol	min	typ	max	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input Voltage	$V_{IH}$	2.2	...	6.0	V
	$V_{IL}$	-0.3*1	...	0.8	V

Note) \*1. -3.0V for pulse width  $\leq 50$ ns



■ DC AND OPERATING CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0$  to  $+70^\circ C$ )

Item	Symbol	Test Condition	min	typ*1	max	Unit
Input Leakage Current	$ I_{LI} $	$V_{in} = V_{SS}$ to $V_{CC}$	-	-	2	$\mu A$
Output Leakage Current	$ I_{LO} $	$\overline{CS1} = V_{IH}$ or $CS2 = V_{IL}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ , $V_{I/O} = V_{SS}$ to $V_{CC}$	-	-	2	$\mu A$
Operating Power Supply Current	$I_{CCDC}$	$\overline{CS1} = V_{IL}$ , $CS2 = V_{IH}$ , $I_{I/O} = 0mA$	-	7	15	mA
Average Operating Current	$I_{CC1}$	Min. cycle, duty=100%, $\overline{CS1} = V_{IL}$ , $CS2 = V_{IH}$ $I_{I/O} = 0mA$	-	30	45**	mA
	$I_{CC2}$	Cycle time = 1 $\mu s$ , duty = 100%, $I_{I/O} = 0mA$ , $\overline{CS1} \leq 0.2V$ , $CS2 \geq V_{CC} - 0.2V$ $V_{IH} \geq V_{CC} - 0.2V$ , $V_{IL} \leq 0.2V$	-	3	5	
Standby Power Supply Current	$I_{SB}$	$\overline{CS1} = V_{IH}$ or $CS2 = V_{IL}$	-	1	3	mA
	$I_{SBI}$ *2	$\overline{CS1} \geq V_{CC} - 0.2V$ , $CS2 \geq V_{CC} - 0.2V$ or $0V \leq OS2 \leq 0.2V$ , $0V \leq V_{in}$	-	0.02	2	mA
			-	2**	100**	
			-	2**	50**	$\mu A$
Output Voltage	$V_{OL}$	$I_{OL} = 2.1mA$	-	-	0.4	V
	$V_{OH}$	$I_{OH} = -1.0mA$	2.4	-	-	V

- Notes) \*1. Typical limits are at  $V_{CC} = 5.0V$ ,  $T_a = 25^\circ C$  and specified loading.  
 \*2.  $V_{IL}$  min = -0.3V  
 \*3. This characteristics is guaranteed only for L-version.  
 \*4. This characteristics is guaranteed only for LL-version.  
 \*5. For 120ns/150ns version.  
 \*6. For 100ns version.

■ CAPACITANCE ( $f = 1MHz$ ,  $T_a = 25^\circ C$ )

Item	Symbol	Test Condition	typ	max	Unit
Input Capacitance	$C_{in}$	$V_{in} = 0V$	-	5	pF
Input/Output Capacitance	$C_{I/O}$	$V_{I/O} = 0V$	-	7	pF

Note) This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ ,  $T_a = 0$  to  $+70^\circ C$ )

● AC TEST CONDITIONS

- Input Pulse Levels: 0.8V/2.4V
- Input Rise and Fall Time: 10ns
- Input Timing Reference Level: 1.5V
- Output Timing Reference Level: 0.8V/2.0V
- Output Timing Reference Level: HM6264A-10 1.5V  
HM6264A-12/15 0.8V/2.0V
- Output Load: 1TTL Gate and  $C_L$  (100pF) (including scope and jig)




• READ CYCLE

Item	Symbol	HM6264A-10		HM6264A-12		HM6264A-15		Unit	
		min	max	min	max	min	max		
Read Cycle Time	$t_{RC}$	100	—	120	—	150	—	ns	
Address Access Time	$t_{AA}$	—	100	—	120	—	150	ns	
Chip Selection to Output	CS1	$t_{CO1}$	—	100	—	120	—	ns	
	CS2	$t_{CO2}$	—	100	—	120	—	ns	
Output Enable to Output Valid	$t_{OE}$	—	50	—	60	—	70	ns	
Chip Selection to Output in Low Z	CS1	$t_{LZ1}$	10	—	10	—	15	ns	
	CS2	$t_{LZ2}$	10	—	10	—	15	ns	
Output Enable to Output in Low Z	$t_{OLZ}$	5	—	5	—	5	—	ns	
Chip Deselection to Output in High Z	CS1	$t_{HZ1}$	0	35	0	40	0	50	ns
	CS2	$t_{HZ2}$	0	35	0	40	0	50	ns
Output Disable to Output in High Z	$t_{OHZ}$	0	35	0	40	0	50	ns	
Output Hold from Address Change	$t_{OH}$	10	—	10	—	10	—	ns	

Notes) 1.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.

2. At any given temperature and voltage condition,  $t_{HZ}$  max is less than  $t_{LZ}$  min both for a given device and from device to device.

• READ CYCLE




Note) 1.  $\overline{WE}$  is high for Read Cycle


• WRITE CYCLE

Item	Symbol	HM6264A-10		HM6264A-12		HM6264A-15		Unit
		min	max	min	max	min	max	
Write Cycle Time	$t_{WC}$	100	—	120	—	150	—	ns
Chip Selection to End of Write	$t_{CW}$	80	—	85	—	100	—	ns
Address Setup Time	$t_{AS}$	0	—	0	—	0	—	ns
Address Valid to End of Write	$t_{AW}$	80	—	85	—	100	—	ns
Write Pulse Width	$t_{WP}$	60	—	70	—	90	—	ns
Write Recovery Time	$t_{WR}$	0	—	0	—	0	—	ns
Write to Output in High Z	$t_{WHZ}$	0	35	0	40	0	50	ns
Data to Write Time Overlap	$t_{DW}$	40	—	40	—	50	—	ns
Data Hold from Write Time	$t_{DH}$	0	—	0	—	0	—	ns
Output Enable to Output in High Z	$t_{OHZ}$	0	35	0	40	0	50	ns
Output Active from End of Write	$t_{OW}$	5	—	5	—	5	—	ns

• WRITE CYCLE (1) ( $\overline{OE}$  clock)



• WRITE CYCLE (2) ( $\overline{OE}$  Low Fix)



- NOTES:
- 1) A write occurs during the overlap of a low  $\overline{CS1}$ , a high CS2 and a low  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS1}$  going low, CS2 going high and  $\overline{WE}$  going low. A write ends at the earliest transition among  $\overline{CS1}$  going high, CS2 going low and  $\overline{WE}$  going high,  $t_{WP}$  is measured from the beginning of write to the end of write.
  - 2)  $t_{CW}$  is measured from the later of  $\overline{CS1}$  going low or CS2 going high to the end of write.
  - 3)  $t_{AS}$  is measured from the address valid to the beginning of write.
  - 4)  $t_{WR}$  is measured from the earliest of  $\overline{CS1}$  or  $\overline{WE}$  going high or CS2 going low to the end of write cycle.
  - 5) During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
  - 6) If  $\overline{CS1}$  goes low simultaneously with  $\overline{WE}$  going low or after  $\overline{WE}$  going low, the outputs remain in high impedance state.
  - 7) Dout is the same phase of the latest written data in this write cycle.
  - 8) Dout is the read data of next address.
  - 9) If  $\overline{CS1}$  is low and CS2 is high during this period, I/O pins are in the output state. Therefore, the input signals of opposite phase to the outputs must not be applied to them.




■ **LOW  $V_{CC}$  DATA RETENTION CHARACTERISTICS** ( $T_a = 0$  to  $+70^{\circ}\text{C}$ )

This characteristics is guaranteed only for L/LL-version.


Item	Symbol	Test Condition	min	typ	max	Unit
$V_{CC}$ for Data Retention	$V_{DR}$	$\overline{CS1} \geq V_{CC} - 0.2\text{V}$ , $CS2 \geq V_{CC} - 0.2\text{V}$ or $CS2 \leq 0.2\text{V}$	2.0	-	-	V
Data Retention Current	$I_{CCDR}$	$V_{CC} = 3.0\text{V}$ $\overline{CS1} \geq V_{CC} - 0.2\text{V}$ $CS2 \geq V_{CC} - 0.2\text{V}$ or $0\text{V} \leq CS2 \leq 0.2\text{V}$ , $0\text{V} \leq V_{in}$	-	1*1	50*1	$\mu\text{A}$
Chip Deselect to Data Retention Time	$t_{CDR}$	See Retention Waveform	0	-	-	ns
Operation Recovery Time	$t_R$		$t_{RC}$ *3	-	-	ns

Notes) \*1.  $V_{IL}$  min =  $-0.3\text{V}$ ,  $20\mu\text{A}$  max at  $T_a = 0$  to  $40^{\circ}\text{C}$ . This characteristics is guaranteed only for L-version.  
 \*2.  $V_{IL}$  min =  $-0.3\text{V}$ ,  $10\mu\text{A}$  max at  $T_a = 0$  to  $40^{\circ}\text{C}$ . This characteristics is guaranteed only for LL-version.  
 \*3.  $t_{RC}$  = Read Cycle Time

● **LOW  $V_{CC}$  DATA RETENTION WAVEFORM (1) ( $\overline{CS1}$  Controlled)**




● **LOW  $V_{CC}$  DATA RETENTION WAVEFORM (2) ( $CS2$  Controlled)**




Note) In Data Retention Mode,  $CS2$  controls the Address,  $\overline{WE}$ ,  $\overline{CS1}$ ,  $\overline{OE}$  and  $Din$  buffer. If  $CS2$  controls data retention mode,  $V_{in}$  for these inputs can be in the high impedance state. If  $\overline{CS1}$  controls the data retention mode,  $CS2$  must satisfy either  $CS2 \geq V_{CC} - 0.2\text{V}$  or  $CS2 \leq 0.2\text{V}$ . The other input levels (address,  $\overline{WE}$ ,  $\overline{OE}$ , I/O) can be in the high impedance state.




**SUPPLY CURRENT VS. SUPPLY VOLTAGE**




**SUPPLY CURRENT VS. AMBIENT TEMPERATURE**




**SUPPLY CURRENT VS. FREQUENCY**




**ACCESS TIME VS. LOAD CAPACITANCE**



**ACCESS TIME VS. SUPPLY VOLTAGE**




**ACCESS TIME VS. AMBIENT TEMPERATURE**




2




**INPUT LOW VOLTAGE VS. SUPPLY VOLTAGE**




**INPUT HIGH VOLTAGE VS. SUPPLY VOLTAGE**




**OUTPUT CURRENT VS. OUTPUT VOLTAGE**




**OUTPUT CURRENT VS. OUTPUT VOLTAGE**



**STANDBY CURRENT VS. AMBIENT TEMPERATURE**



**STANDBY CURRENT VS. SUPPLY VOLTAGE**



# HM6288 Series

## 16384-word X 4-bit High Speed CMOS Static RAM

The Hitachi HM6288 is a high speed 64k static RAM organized as 16-kword x 4-bit. It realizes high speed access time (25/35/45 ns) and low power consumption, employing CMOS process technology.

It is most advantageous for the field where high speed and high density memory is required, such as the cache memory for main frame or 32-bit MPU.

The HM6288, packaged in a 300 mil plastic DIP and SOJ, is available for high density mounting. Low power version retains the data with battery back up.



### FEATURES

- Single 5V Supply and High Density Plastic Package.
- High Speed: Fast Access Time 25/35/45 ns (max.)
- Low Power dissipation
  - Active mode 300mW (typ.)
  - Standby mode 100μW (typ.)
- Completely Static Memory
  - No Clock or Timing Strobe Required.
- Equal Access and Cycle Times.
- Directly TTL Compatible – All Inputs and Outputs.

### ORDERING INFORMATION


Type No.	Access Time	Package
HM6288P-25	25ns	300 mil
HM6288P-35	35ns	22-pin
HM6288LP-25	25ns	Plastic DIP (DP-22NB)
HM6288LP-35	35ns	
HM6288JP-25	25ns	300 mil
HM6288JP-35	35ns	24-pin
HM6288LJP-25	25ns	SOJ (CP-24D)
HM6288LJP-35	35ns	

### BLOCK DIAGRAM




### PIN ARRANGEMENT

#### HM6288P Series



(Top View)

#### HM6288JP Series



(Top View)

### Pin Description

Pin Name	Function
A0 - A13	Address
I/O1 - I/O4	Input/Output
CS	Chip Select
WE	Write Enable
V <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground



**■ ABSOLUTE MAXIMUM RATINGS**

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to $V_{SS}$	$V_T$	$-0.5^{*1}$ to $+7.0$	V
Power Dissipation	$P_T$	1.0	W
Operating Temperature	$T_{op}$	0 to $+70$	°C
Storage Temperature	$T_{stg}$	$-55$ to $+125$	°C
Temperature under Bias	$T_{mb}$	$-10$ to $+85$	°C

Note: \*1.  $V_T$  min. =  $-2.0V$  for pulse width  $\leq 10ns$

**■ TRUTH TABLE**

$\overline{CS}$	WE	Mode	$V_{CC}$ Current	I/O Pin	Ref. Cycle
H	X	Standby	$I_{SB}, I_{SB1}$	High Z	
L	H	Read	$I_{CC}$	Dout	Read Cycle 1, 2
L	L	Write	$I_{CC}$	Din	Write Cycle 1, 2

**■ RECOMMENDED DC OPERATING CONDITIONS (  $T_a=0$  to  $+70^\circ C$  )**

Parameter	Symbol	min	typ	max	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input High (logic 1) Voltage	$V_{IH}$	2.2	-	6.0	V
Input Low (logic 0) Voltage	$V_{IL}$	$-0.5^{*1}$	-	0.8	V

Note: \*1.  $V_{IL}$  min. =  $-2.0V$  for pulse width  $\leq 10ns$

**■ DC AND OPERATING CHARACTERISTICS (  $T_a=0$  to  $+70^\circ C$ ,  $V_{CC}=5V \pm 10\%$ ,  $V_{SS}=0V$  )**

Parameter	Symbol	Test Condition	min	typ*1	max	Unit
Input Leakage Current	$ I_{LI} $	$V_{CC} = MAX. V_{IN} = V_{SS}$ to $V_{CC}$	-	-	2.0	$\mu A$
Output Leakage Current	$ I_{LO} $	$\overline{CS} = V_{IH}, V_{I/O} = V_{SS}$ to $V_{CC}$	-	-	2.0	$\mu A$
Operating Power Supply Current	$I_{CC}$	$\overline{CS} = V_{IL}, I_{I/O} = 0mA$ , min. cycle	-	60	120	mA
Standby $V_{CC}$ Current	$I_{SB}$	$\overline{CS} = V_{IH}$ , min. cycle	-	15	30	mA
Standby $V_{CC}$ Current 1	$I_{SB1}^{*2}$	$\overline{CS} \geq V_{CC} - 0.2V$	-	0.02	2.0	mA
	$I_{SB1}^{*3}$	$0V \leq V_{IN} \leq 0.2V$ or $V_{CC} - 0.2V \leq V_{IN}$	-	0.02	0.1	mA
Output Low Voltage	$V_{OL}$	$I_{OL} = 8mA$	-	-	0.4	V
Output High Voltage	$V_{OH}$	$I_{OH} = -4.0mA$	2.4	-	-	V

Notes: \*1. Typical limits are at  $V_{CC}=5.0V$ ,  $T_a = +25^\circ C$  and specified loading.

\*2. P version

\*3. LP version

**■ CAPACITANCE (  $T_a=25^\circ C$ ,  $f=1.0MHz$  )**

Parameter	Symbol	Test Conditions	min	max	Unit
Input Capacitance	$C_{in}$	$V_{in} = 0V$	-	6	pF
Input/Output Capacitance	$C_{I/O}$	$V_{I/O} = 0V$	-	8	pF

Note: This parameter is sampled and not 100% tested




**AC CHARACTERISTICS**

● **AC Test Conditions**


Input pulse levels: 0V to 3.0V  
 Input rise and fall times: 5ns

Input and Output timing reference levels: 1.5V  
 Output load: See Figure



Output Load (A)

\*Including scope & jig.



Output Load (B)


(for  $t_{HZ}$ ,  $t_{LZ}$ ,  $t_{WZ}$  &  $t_{OW}$ )

■ **READ CYCLE**


Parameter	Symbol	HM6288-25		HM6288-35		Unit
		min	max	min	max	
Read Cycle Time	$t_{RC}$	25	—	35	—	ns
Address Access Time	$t_{AA}$	—	25	—	35	ns
Chip Select Access Time	$t_{ACS}$	—	25	—	35	ns
Output Hold from Address Change	$t_{OH}$	3	—	5	—	ns
Chip Selection to Output in Low Z	$t_{LZ}^*$	5	—	5	—	ns
Chip Deselection to Output in High Z	$t_{HZ}^*$	0	12	0	20	ns
Chip Selection to Power Up Time	$t_{PU}$	0	—	0	—	ns
Chip Seselection to Power Down Time	$t_{PD}$	—	25	—	30	ns

\* Transition is measured  $\pm 200mV$  from steady state voltage with Load(B).  
 This parameter is sampled and not 100% tested.

● **Timing Waveform of Read Cycle No.1 [1][2]**



● **Timing Waveform of Read Cycle No.2 [1][3]**



Notes: 1. WE is High for Read Cycle.  
 2. Device is continuously selected, CS =  $V_{IL}$ ...  
 3. Address Valid prior to or coincident with CS transition Low.




■ WRITE CYCLE


Parameter	Symbol	HM6288-25		HM6288-35		Unit
		min	max	min	max	
Write Cycle Time	$t_{WC}$	25	—	35	—	ns
Chip Selection to End of Write	$t_{CW}$	20	—	30	—	ns
Address Valid to End of Write	$t_{AW}$	20	—	30	—	ns
Address Setup Time	$t_{AS}$	0	—	0	—	ns
Write Pulse Width	$t_{WP}$	20	—	30	—	ns
Write Recovery Time	$t_{WR}$	0	—	0	—	ns
Date Valid to End of Write	$t_{DW}$	12	—	20	—	ns
Data Hold Time	$t_{DH}$	0	—	0	—	ns
Write Enabled to Output in High Z	$t_{WZ}^*$	0	8	0	10	ns
Output Active from End of Write	$t_{OW}^*$	5	—	5	—	ns

\* Transition is measured  $\pm 200$ mV from steady state voltage with Load (B).  
 This parameter is sampled and not 100% tested.

● Timing Waveform of Write Cycle No.1 (WE Controlled)



● Timing Waveform of Write Cycle No.2 ( $\overline{\text{CS}}$  Controlled)



- Notes) 1. A write occurs during the overlap of a low  $\overline{\text{CS}}$  and a low  $\overline{\text{WE}}$ . ( $t_{WR}$ )  
 2.  $t_{WR}$  is measured from the earlier of  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going high to the end of write cycle.  
 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.  
 4. If the  $\overline{\text{CS}}$  low transition occurs simultaneously with the  $\overline{\text{WE}}$  low transition or after the  $\overline{\text{WE}}$  transition, the output buffers remain in a high impedance state.  
 5. If  $\overline{\text{CS}}$  is low during this period, I/O pins are in the output state after  $t_{WR}$ . Then the data input signals of opposite phase to the outputs must not be applied to them.  
 6.  $\text{Dout}$  is the same phase of write data of this write cycle, if  $t_{WR}$  is long enough.


● Low  $V_{CC}$  Data Retention Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ )

(This Characteristics is guaranteed only for L-version.)


Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	—	V	$\overline{\text{CS}} \geq V_{CC} - 0.2\text{V}$
Data retention current	$I_{CCDR}$	—	—	50 <sup>2)</sup> 35 <sup>3)</sup>	$\mu\text{A}$	$V_{in} \geq V_{CC} - 0.2\text{V}$ or $0\text{V} \leq V_{in} \leq 0.2\text{V}$
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	See retention waveform
Operation recovery time	$t_R$	$t_{RC}$ <sup>1)</sup>	—	—	ns	

- NOTE: 1.  $t_{RC}$  = Read cycle time  
 2.  $V_{CC} = 3.0\text{V}$   
 3.  $V_{CC} = 2.0\text{V}$


Low  $V_{CC}$  Data Retention Waveform




**SUPPLY CURRENT VS. SUPPLY VOLTAGE**




**SUPPLY CURRENT VS. AMBIENT TEMPERATURE**




**ACCESS TIME VS. SUPPLY VOLTAGE**




**ACCESS TIME VS. LOAD CAPACITANCE**




**ACCESS TIME VS. AMBIENT TEMPERATURE**




**SUPPLY CURRENT VS. FREQUENCY**




**LOW LEVEL INPUT VOLTAGE VS. SUPPLY VOLTAGE**




**HIGH LEVEL INPUT VOLTAGE VS. SUPPLY VOLTAGE**




**OUTPUT CURRENT VS. OUTPUT VOLTAGE(1)**




**OUTPUT CURRENT VS. OUTPUT VOLTAGE(2)**



**STANDBY CURRENT VS. AMBIENT TEMPERATURE**




**STANDBY CURRENT VS. SUPPLY VOLTAGE**





STANDBY CURRENT VS. INPUT VOLTAGE



# HM6788 Series

Maintenance Only

16384-word x 4-bit High Speed Hi-BiCMOS Static RAM


Refer to HM6788HA Series

## FEATURES


- Super Fast Access Time : 25/30ns (max.)
- Low power Operation  
Operating: 230mW (typ), Standby: 10mW (typ)
- +5V Single Supply
- Completely Static Memory –  
No Clock or Timing Strobe required
- Balanced Read and Write Cycle Time
- Fully TTL compatible Input and Output

## ORDERING INFORMATION


Type No.	Access Time	Package
HM6788P-25	25ns	300 mil 22 pin Plastic DIP
HM6788P-30	30ns	



## PIN ARRANGEMENT



## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage to $V_{SS}$ pin	$V_T$	-0.5 to +7.0	V
Power Dissipation	$P_T$	1.0	W
Operating Temperature	$T_{opr}$	0 to +70	°C
Storage Temperature (with bias)	$T_{stg}(bias)$	-10 to +85	°C
Storage Temperature	$T_{stg}$	-55 to +125	°C



■ TRUTH TABLE

$\overline{CS}$	$\overline{WE}$	Mode	$V_{CC}$ Current	Output Pin	Ref. Cycle
H	×	Not selected	$I_{SB}, I_{SB1}$	High Z	—
L	H	Read	$I_{CC}, I_{CC1}$	Dout	Read Cycle (1) (2)
L	L	Write	$I_{CC}, I_{CC1}$	Din	Write Cycle (1) (2)

×: H or L

■ RECOMMENDED DC OPERATING CONDITIONS ( $0^{\circ}C \leq T_a \leq 70^{\circ}C$ )

Item	Symbol	min	typ	max	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input High Voltage	$V_{IH}$	2.2	—	6.0	V
Input Low Voltage	$V_{IL}$	-0.5*1	—	0.8	V

Note) \*1. -3.0V with 20ns pulse width.

■ DC AND OPERATING CHARACTERISTICS ( $V_{CC}=5V \pm 10\%$ ,  $T_a=0^{\circ}C$  to  $+70^{\circ}C$ )

Item	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	$ I_{LI} $	$V_{CC}=5.5V, V_{IN}=V_{SS}$ to $V_{CC}$	—	—	2	$\mu A$
Output Leakage Current	$ I_{LO} $	$\overline{CS}=V_{IH}, V_{I/O}=V_{SS}$ to $V_{CC}$	—	—	2	$\mu A$
Operating Power Supply Current	$I_{CC}$	$\overline{CS}=V_{IL}, I_{I/O}=0mA$	—	—	80	mA
Average Operating Current	$I_{CC1}$	Min. Cycle, Duty: 100%	—	—	120	mA
Standby Power Supply Current	$I_{SB}$	$\overline{CS}=V_{IH}$	—	—	30	mA
	$I_{SB1}$	$\overline{CS} \geq V_{CC}-0.2V, V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC}-0.2V$	—	—	10	mA
Output Low Voltage	$V_{OL}$	$I_{OL}=8mA$	—	—	0.5	V
Output High Voltage	$V_{OH}$	$I_{OH}=-4mA$	2.4	—	—	V

■ AC CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ ,  $T_a = 0$  to  $+70^{\circ}C$ , unless otherwise noted)


● AC Test Conditions

Input pulse levels:  $V_{SS}$  to 3.0V


Input rise and fall time: 4ns

Input and Output reference levels: 1.5V

Output Load: See Figure



Output Load A



\* Including scope and jig.

Output Load B  
( $t_{CHZ}$ ,  $t_{WHZ}$ ,  $t_{CLZ}$ ,  $t_{OW}$ )



● READ CYCLE


Item	Symbol	HM6788-25		HM6788-30		Unit
		min	max	min	max	
Read Cycle Time	$t_{RC}$	25	—	30	—	ns
Address Access Time	$t_{AA}$	—	25	—	30	ns
Chip Select Access Time	$t_{ACS}$	—	25	—	30	ns
Chip Selection to Output in Low Z	$t_{CLZ}^{*2}$	0	—	0	—	ns
Chip Deselection to Output in High Z	$t_{CHZ}^{*2}$	0	10	0	12	ns
Output Hold from Address Change	$t_{OH}$	5	—	5	—	ns
Chip Selection to Power Up Time <sup>*1</sup>	$t_{PU}$	0	—	0	—	ns
Chip Deselection to Power Down Time <sup>*1</sup>	$t_{PD}$	—	20	—	30	ns
Input Voltage Rise/Fall Time <sup>*3</sup>	$t_r$	—	150	—	150	ns

Notes) \*1. This parameter is sampled and not 100% tested.


\*2. Transition is measured +200mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested

\*3. If  $t_r$  becomes more than 150ns, there is possibility of function fail.  
please contact your nearest Hitachi Sales Dept. regarding specification.

● Timing waveform of Read Cycle No. 1<sup>\*1,\*2</sup>



● Timing waveform of Read Cycle No. 2<sup>\*1,\*3</sup>



Note) \*1.  $\overline{WE} = V_{IH}$

\*2.  $\overline{CS} = V_{IL}$

\*3. Address valid prior to or coincident with  $\overline{CS}$  transition Low.


● WRITE CYCLE

Item	Symbol	HM6788-25		HM6788-30		Unit
		min	max	min	max	
Write Cycle Time	$t_{WC}$	25	—	30	—	ns
Chip Selection to End of Write	$t_{CW}$	20	—	25	—	ns
Address Setup Time	$t_{AS}$	0	—	0	—	ns
Address Valid to End of Write	$t_{AW}$	20	—	25	—	ns
Write Pulse Width	$t_{WP}$	20	—	25	—	ns
Write Recovery Time	$t_{WR}$	0	—	0	—	ns
Write to Output in High Z	$t_{WHZ}^{*1}$	0	10	0	12	ns
Data Valid to End of Write	$t_{DW}$	15	—	15	—	ns
Data Hold Time	$t_{DH}$	5	—	5	—	ns
Output Active from End of Write	$t_{OW}^{*1}$	0	—	0	—	ns


\*1. Transition is measured +200mV from steady state voltage with Load(B).  
This parameter is sampled and not 100% tested.



● Timing waveform of Write Cycle No. 1 ( $\overline{WE}$  Controlled)



● Timing waveform of Write Cycle No. 2 ( $\overline{CS}$  Controlled)



- Notes) \*1. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .  
 \*2. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.  
 \*3. Dout is the same phase of write data of this write cycle.  
 \*4. If the  $\overline{CS}$  low transition occurs after the  $\overline{WE}$  low transition, output remain in a high impedance state.  
 \*5. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.  
 \*6.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.

■ CAPACITANCE ( $T_a=25^\circ\text{C}$ ,  $f=1.0\text{MHz}$ )

Item	Symbol	min	typ	max	Conditions
Input Capacitance	$C_{IN}$	—	—	6.0	$V_{IN}=0\text{V}$
Input/Output Capacitance	$C_{I/O}$	—	—	8.0	$V_{OUT}=0\text{V}$

Note) This parameter is sampled and not 100% tested.



# HM6788H Series


Maintenance Only

16384-word x 4-bit High Speed Hi-BiCMOS Static RAM

Refer to HM6788HA Series

### Features


- Super Fast Access Time : 15/20ns (max.)
- Low power Operation  
Operating: 280mW (typ)
- +5V Single Supply
- Completely Static Memory –  
No Clock or Timing Strobe required
- Equal Access and Cycle Times
- Fully TTL compatible Input and Output




### Ordering Information

Type No.	Access Time	Package
HM6788HP-15	15ns	300 mil 22 pin
HM6788HP-20	20ns	Plastic DIP

### Pin Arrangement



### Block Diagram



### Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Terminal Voltage to $V_{ss}$ pin	$V_T$	-0.5 to +7.0	V
Power Dissipation	$P_T$	1.0	W
Operating Temperature	$T_{opr}$	0 to +70	°C
Storage Temperature (with bias)	$T_{stg}(bias)$	-10 to +85	°C
Storage Temperature	$T_{stg}$	-55 to +125	°C

Note) The specifications of this device are subject to change without notice. Please contact Hitachi's Sales Dept. regarding specifications.



**Truth Table**

$\overline{CS}$	$\overline{WE}$	Mode	$V_{CC}$ Current	I/O Pin	Ref. Cycle
H	X	Not selected	$I_{SB}, I_{SB1}$	High Z	—
L	H	Read	$I_{CC}, I_{CC1}$	Data Out	Read Cycle (1), (2)
L	L	Write	$I_{CC}, I_{CC1}$	Data In	Write Cycle (1), (2)

X: H or L

**Recommended DC Operating Conditions ( $0^{\circ}C \leq T_a \leq 70^{\circ}C$ )**

Item	Symbol	min	typ	max	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input High Voltage	$V_{IH}$	2.2	—	6.0	V
Input Low Voltage	$V_{IL}$	$-0.5^{*1}$	—	0.8	V

Note) \*1.  $-3.0V$  with 10ns pulse width.

**DC and Operating Characteristics ( $V_{CC} = 5V \pm 10\%$ ,  $T_a = 0^{\circ}C$  to  $+70^{\circ}C$ )**


Item	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	$ I_{LI} $	$V_{CC} = 5.5V, V_{IN} = V_{SS}$ to $V_{CC}$	—	—	2	$\mu A$
Output Leakage Current	$ I_{LO} $	$\overline{CS} = V_{IH}, V_{I/O} = V_{SS}$ to $V_{CC}$	—	—	10	$\mu A$
Operating Power Supply Current	$I_{CC}$	$\overline{CS} = V_{IL}, I_{I/O} = 0mA$	—	—	100	mA
Average Operating Current	$I_{CC1}$	Min. Cycle, Duty: 100% $I_{I/O} = 0mA$	—	—	120	mA
Standby Power Supply Current	$I_{SB}$	$\overline{CS} = V_{IH}$	—	—	30	mA
	$I_{SB1}$	$\overline{CS} \geq V_{CC} - 0.2V, V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$	—	—	10	mA
Output Low Voltage	$V_{OL}$	$I_{OL} = 8mA$	—	—	0.4	V
Output High Voltage	$V_{OH}$	$I_{OH} = -4mA$	2.4	—	—	V

**AC Characteristics ( $V_{CC} = 5V \pm 10\%$ ,  $T_a = 0$  to  $+70^{\circ}C$ , unless otherwise noted)**

● **AC Test Conditions**

Input pulse levels:  $V_{SS}$  to 3.0V  
 Input rise and fall time: 4ns

Input and Output reference levels: 1.5V  
 Output Load: See Figure




**Read Cycle**

Item	Symbol	HM6788H-15		HM6788H-20		Unit	Note
		min	max	min	max		
Read Cycle Time	$t_{RC}$	15	-	20	-	ns	
Address Access Time	$t_{AA}$	-	15	-	20	ns	
Chip Select Access Time	$t_{ACS}$	-	15	-	20	ns	
Chip Selection to Output in Low Z	$t_{LZ}$	3	-	3	-	ns	1, 2
Chip Deselection to Output in High Z	$t_{HZ}$	0	6	0	8	ns	1, 2
Output Hold from Address Change	$t_{OH}$	3	-	3	-	ns	


Note) \*1. This parameter is sampled and not 100% tested.

\*2. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Load B.

● **Timing waveform of Read Cycle No. 1\*1,\*2**



● **Timing waveform of Read Cycle No. 2\*1,\*3**



Note) \*1.  $\overline{WE} = V_{IH}$

\*2.  $\overline{CS} = V_{IL}$

\*3. Address valid prior to or coincident with  $\overline{CS}$  transition Low.

**Write Cycle**

Item	Symbol	HM6788H-15		HM6788H-20		Unit	Note
		min	max	min	max		
Write Cycle Time	$t_{WC}$	15	-	20	-	ns	2
Chip Selection to End of Write	$t_{CW}$	10	-	15	-	ns	
Address Setup Time	$t_{AS}$	0	-	0	-	ns	
Address Valid to End of Write	$t_{AW}$	10	-	15	-	ns	
Write Pulse Width	$t_{WP}$	10	-	15	-	ns	
Write Recovery Time	$t_{WR}$	1	-	1	-	ns	
Write Enable to Output in High Z	$t_{WZ}$	0	6	0	8	ns	3, 4
Data Valid to End of Write	$t_{DW}$	9	-	10	-	ns	
Data Hold Time	$t_{DH}$	0	-	0	-	ns	
Output Active from End of Write	$t_{OW}$	0	-	0	-	ns	3, 4

Note) 1. If  $\overline{CS}$  goes high simultaneously with  $\overline{WE}$  high, the output remains in a high impedance state.

2. All Write Cycle timings are referenced from the last valid address to the first transitioning address.


3. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Load B.

4. This parameter is sampled and not 100% tested.






● Timing waveform of Write Cycle No. 1 ( $\overline{WE}$  Controlled)



● Timing waveform of Write Cycle No. 2 ( $\overline{CS}$  Controlled)



- Note)\*1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$ . ( $t_{WP}$ )  
 \*2.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.  
 \*3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.  
 \*4. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, the output buffers remain in a high impedance state.  
 \*5. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.  
 \*6. Data Out is the same phase of write data of this write cycle.

Capacitance ( $T_a=25^\circ\text{C}$ ,  $f=1.0\text{MHz}$ )

Item	Symbol	min	typ	max	Conditions
Input Capacitance	$C_{IN}$	-	-	6.0	$V_{IN}=0\text{V}$
Input/Output Capacitance	$C_{I/O}$	-	-	10	$V_{I/O}=0\text{V}$

Note) This parameter is sampled and not 100% tested.



# HM6788HA Series

Preliminary

16384-Word × 4-Bit High Speed Static RAM



## ■ FEATURES

- Super Fast  
Access Time.....12/15/20ns (max.)
- +5V Single Supply
- Low Power Dissipation  
(DC) Operating.....300mW (typ.)
- Completely Static Memory  
No Clock or Timing Strobe Required
- Fully TTL Compatible—All Inputs and Outputs


## ■ ORDERING INFORMATION

Type No.	Access Time	Package
HM6788HAP-12	12ns	300 mil 22 pin Plastic DIP
HM6788HAP-15	15ns	Plastic DIP (DP-22NB)
HM6788HAP-20	20ns	

## ■ BLOCK DIAGRAM



## ■ PIN ARRANGEMENT



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	-0.5 to +7.0	V
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	-55 to +125	°C
Temperature Under Bias	T <sub>bias</sub>	-10 to +85	°C

■ RECOMMENDED DC OPERATING CONDITIONS (0°C ≤ T<sub>a</sub> ≤ 70°C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0.0	0.0	0.0	V
Input High (Logic 1) Voltage	V <sub>IH</sub>	2.2	—	6.0	V
Input Low (Logic 0) Voltage	V <sub>IL</sub>	-3.0*	—	0.8	V

\*Pulse width ≤ 10ns, DC: -0.5V

■ TRUTH TABLE


CS	WE	Mode	V <sub>CC</sub> Current	I/O Pin	Ref. Cycle
H	X	Not Selected	I <sub>SB</sub> , I <sub>SB1</sub>	High Z	—
L	H	Read	I <sub>CC</sub> , I <sub>CC1</sub>	Data Out	Read Cycle (1), (2)
L	L	Write	I <sub>CC</sub> , I <sub>CC1</sub>	Data In	Write Cycle (1), (2)

■ DC AND OPERATING CHARACTERISTICS (V<sub>CC</sub> = 5V ± 10%, T<sub>a</sub> = 0°C to 70°C, V<sub>SS</sub> = 0V)

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>	—	—	2	μA
Output Leakage Current	I <sub>LO</sub>	CS = V <sub>IH</sub> , V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>	—	—	10	μA
Operating Power Supply Current	I <sub>CC</sub>	CS = V <sub>IL</sub> , I <sub>I/O</sub> = 0mA	—	—	100	mA
Average Operating Current	I <sub>CC1</sub>	Min. Cycle Duty: 100% I <sub>I/O</sub> = 0mA	—	—	120	mA
Standby Power Supply Current	I <sub>SB</sub>	CS = V <sub>IH</sub>	—	—	30	mA
Standby Power Supply Current (1)	I <sub>SB1</sub>	CS ≥ V <sub>CC</sub> - 0.2V V <sub>IN</sub> ≤ 0.2V or V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V	—	—	10	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8mA	—	—	0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4mA	2.4	—	—	V

■ AC TEST CONDITIONS

- Input Pulse Levels: V<sub>SS</sub> to 3.0V
- Input Timing Reference Levels: 1.5V
- Output Load: See Figure
- Input Rise and Fall Times: 4ns
- Output Reference Levels: 1.5V



\*Including scope and jig capacitance.



**■ CAPACITANCE** ( $T_a = 25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$ )

Item	Symbol	Max.	Unit	Conditions
Input Capacitance	$C_{IN}$	6.0	pF	$V_{IN} = 0\text{V}$
Input/Output Capacitance	$C_{I/O}$	10.0	pF	$V_{I/O} = 0\text{V}$

**NOTE:** This parameter is sampled and not 100% tested.

**■ AC CHARACTERISTICS** ( $V_{CC} = 5\text{V} \pm 10\%$ ,  $T_a = 0^\circ\text{C}$  to  $70^\circ\text{C}$ , unless otherwise noted.)

**• Read Cycle**

Item	Symbol	HM6788HA-12		HM6788HA-15		HM6788HA-20		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
Read Cycle Time	$t_{RC}$	12	—	15	—	20	—	ns	—
Address Access Time	$t_{AA}$	—	12	—	15	—	20	ns	—
Chip Select Access Time	$t_{ACS}$	—	12	—	15	—	20	ns	—
Output Hold from Address Change	$t_{OH}$	4	—	4	—	4	—	ns	—
Chip Selection to Output in Low Z	$t_{LZ}$	3	—	5	—	5	—	ns	1, 2
Chip Deselection to Output in High Z	$t_{HZ}$	0	6	0	6	0	8	ns	1, 2

**NOTES:** 1. This parameter is sampled and not 100% tested.

2. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Load B.

**• Write Cycle**

Item	Symbol	HM6788HA-12		HM6788HA-15		HM6788HA-20		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
Write Cycle Time	$t_{WC}$	12	—	15	—	20	—	ns	2
Chip Selection to End of Write	$t_{CW}$	8	—	10	—	15	—	ns	—
Address Valid to End of Write	$t_{AW}$	8	—	10	—	15	—	ns	—
Address Setup Time	$t_{AS}$	0	—	0	—	0	—	ns	—
Write Pulse Width	$t_{WP}$	8	—	10	—	15	—	ns	—
Write Recovery Time	$t_{WR}$	0	—	0	—	0	—	ns	—
Data Valid to End of Write	$t_{DW}$	6	—	7	—	10	—	ns	—
Data Hold Time	$t_{DH}$	0	—	0	—	0	—	ns	—
Write Enable to Output in High Z	$t_{WZ}$	0	6	0	6	0	8	ns	3, 4
Output Active from End of Write	$t_{OW}$	3	—	3	—	3	—	ns	3, 4

**NOTES:** 1. If  $\overline{CS}$  goes high simultaneously with  $\overline{WE}$  high, the output remains in a high impedance state.


2. All write cycle timings are referenced from the last valid address to the first transitioning address.

3. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Load B.


4. This parameter is sampled and not 100% tested.

■ TIMING WAVEFORM

• Read Cycle (1) (1) (2)




• Read Cycle (2) (1) (3)




- NOTES:**
1.  $\overline{WE}$  is High for READ cycle.
  2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
  3. Address valid prior to or coincident with  $\overline{CS}$  transition low.

• Write Cycle (1) ( $\overline{WE}$  Controlled)



• Write Cycle (2) ( $\overline{CS}$  Controlled)



**NOTES:**

1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).
2.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
4. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, the output buffers remain in a high impedance state.
5. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
6.  $D_{out}$  is the same phase of write data of this write cycle.



# HM6289 Series

## 16384-Word × 4-Bit High Speed CMOS Static RAM (with $\overline{OE}$ )

The Hitachi HM6289 is a high speed 64k static RAM organized as 16-kword x 4-bit. It realizes high speed access time (25/35/45 ns) and low power consumption, employing CMOS process technology.

It is most advantageous for the field where high speed and high density memory is required, such as the cache memory for main frame or 32-bit MPU.

The HM6289, packaged in a 300-mil SOJ, is available for high density mounting. Low power version retains the data with battery back up.



### Features

- High speed
  - Access time: 25/35 ns (max)
- High density 24-pin SOJ package
- Low power
  - Active mode: 300 mW (typ)
  - Standby mode: 100  $\mu$ W (typ)
- Single 5 V supply
- Completely static memory
  - No clock or timing strobe required
- Equal access and cycle times
- Directly TTL compatible: All inputs and outputs


### Ordering Information

Type No.	Access Time	Package
HM6289JP-25	25 ns	300-mil
HM6289JP-35	35 ns	24-pin
HM6289LJP-25	25 ns	SOJ
HM6289LJP-35	35 ns	(CP-24D)

### Block Diagram



### Pin Arrangement



### Pin Description

Pin Name	Function
A0-A13	Address
I/O1-I/O4	Input/output
CS	Chip select
$\overline{OE}$	Output enable
$\overline{WE}$	Write enable
Vcc	Power supply
Vss	Ground



## Function Table

CS	OE	WE	Mode	Vcc Current	I/O pin	Ref. Cycle
H	×	×	Not selected	IsB, IsB1	High-Z	—
L	L	H	Read	Icc	Dout	Read cycle (1)–(3)
L	H	L	Write	Icc	Din	Write cycle (1)–(2)
L	L	L	Write	Icc	Din	Write cycle (3)–(6)

Note: ×; H or L

## Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to Vss	V <sub>in</sub>	-0.5*1 to +7.0	V
Power dissipation	P <sub>r</sub>	1.0	W
Operating temperature range	T <sub>opr</sub>	0 to +70	°C
Storage temperature range	T <sub>stg</sub>	-55 to +125	°C
Storage temperature range under bias	T <sub>bias</sub>	-10 to +85	°C

Note: \*1. V<sub>in</sub> min = -2.0 V for pulse width ≤ 10 ns.

## Recommended DC Operating Conditions (Ta = 0 to +70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>cc</sub>	4.5	5.0	5.5	V
	V <sub>ss</sub>	0	0	0	V
Input high (logic 1) voltage	V <sub>IH</sub>	2.2	—	6.0	V
Input low (logic 0) voltage	V <sub>IL</sub>	-0.5*1	—	0.8	V

Note: \*1. V<sub>IL</sub> min = -2.0 V for pulse width ≤ 10 ns.

## DC Characteristics (Ta = 0 to +70°C, Vcc = 5 V ± 10%, Vss = 0 V)

Item	Symbol	Min	Typ*1	Max	Unit	Test Conditions
Input leakage current	I <sub>IL</sub>	—	—	2.0	μA	V <sub>cc</sub> = Max V <sub>in</sub> = 0V to V <sub>cc</sub>
Output leakage current	I <sub>IOL</sub>	—	—	2.0	μA	C <sub>S</sub> = V <sub>IH</sub> V <sub>IO</sub> = 0 V to V <sub>cc</sub>
Operating Vcc current	I <sub>cc</sub>	—	60	120	mA	C <sub>S</sub> = V <sub>IL</sub> , I <sub>IO</sub> = 0 mA, Min. cycle
Standby Vcc current	I <sub>SB</sub>	—	15	30	mA	C <sub>S</sub> = V <sub>IH</sub> , Min. cycle
Standby Vcc current (1)	I <sub>SB1</sub> *2	—	0.02	2.0	mA	C <sub>S</sub> ≥ V <sub>cc</sub> - 0.2 V
	I <sub>SB1</sub> *3	—	0.02	0.1	mA	0V ≤ V <sub>in</sub> ≤ 0.2 V or V <sub>cc</sub> - 0.2 V ≤ V <sub>in</sub>
Output low voltage	V <sub>OL</sub>	—	—	0.4	V	I <sub>OL</sub> = 8 mA
Output high voltage	V <sub>OH</sub>	2.4	—	—	V	I <sub>OH</sub> = -4.0 mA

Notes: \*1. Typical limits are at V<sub>cc</sub> = 5.0 V, Ta = +25°C and specified loading.

\*2. P-version

\*3. LP-version

## Capacitance (Ta = 25°C, f = 1MHz)

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Input capacitance	C <sub>in</sub>	—	—	6	pF	V <sub>in</sub> = 0 V
Input/output capacitance	C <sub>IO</sub>	—	—	8	pF	V I/O = 0 V

Note: This parameter is sampled and not 100% tested.






**AC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ , unless otherwise noted.)

**Test Conditions**

Input pulse levels:  $V_{SS}$  to 3.0 V  
 Input rise and fall times: 5 ns  
 Input and output timing reference levels: 1.5 V  
 Output load: See figures



Note: \* Including scope & jig.


**Read Cycle**

Item	Symbol	HM6289-25		HM6289-35		Unit
		Min	Max	Min	Max	
Read cycle time	t <sub>RC</sub>	25	—	35	—	ns
Address access time	t <sub>AA</sub>	—	25	—	35	ns
Chip select access time	t <sub>ACS</sub>	—	25	—	35	ns
Chip selection to output in low-Z	t <sub>CLZ</sub> * <sup>1</sup>	5	—	5	—	ns
Output enable to output valid	t <sub>OE</sub>	—	12	—	15	ns
Output enable to output in low-Z	t <sub>OLZ</sub> * <sup>1</sup>	0	—	0	—	ns
Chip deselection to output in high-Z	t <sub>CHZ</sub> * <sup>1</sup>	0	12	0	20	ns
Chip disable to output in high-Z	t <sub>OHZ</sub> * <sup>1</sup>	0	10	0	10	ns
Output hold from address change	t <sub>OH</sub>	3	—	5	—	ns
Chip selection to power up time	t <sub>PU</sub>	0	—	0	—	ns
Chip deselection to power down time	t <sub>PD</sub>	—	25	—	30	ns


Note: \*1. Output transition is measured  $\pm 200$  mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.




Read Timing Waveform (1) \*1



Read Timing Waveform (2) \*1,\*2,\*4



Read Timing Waveform (3) \*1,\*3,\*4



- Notes: \*1.  $\overline{OE}$  is high for read cycle.
- \*2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
- \*3. Address valid prior to or coincident with  $\overline{CS}$  transition low.
- \*4.  $\overline{OE} = V_{IL}$ .


Write Cycle

Item	Symbol	HM6289-25		HM6289-35		Unit
		Min	Max	Min	Max	
Write cycle time	t <sub>WC</sub>	25	—	35	—	ns
Chip selection to end of write	t <sub>CW</sub>	20	—	30	—	ns
Address valid to end of write	t <sub>AW</sub>	20	—	30	—	ns
Address setup time	t <sub>AS</sub>	0	—	0	—	ns
Write pulse width	t <sub>WP</sub>	20	—	30	—	ns
Write recovery time	t <sub>WR</sub>	0	—	0	—	ns
Output disable to output in high-Z*1	t <sub>OHZ</sub>	0	10	0	10	ns
Write to output in high-Z*1	t <sub>WHZ</sub>	0	8	0	10	ns
Data to write time overlap	t <sub>DW</sub>	12	—	20	—	ns
Data hold from write time	t <sub>DH</sub>	0	—	0	—	ns
Output active from end of write*1	t <sub>OW</sub>	5	—	5	—	ns


Note: \*1. Output transition is measured  $\pm 200$  mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.




Write Timing Waveform (1) ( $\overline{OE}$  = High,  $\overline{WE}$  = Controlled)




Write Timing Waveform (2) ( $\overline{OE}$  = High,  $\overline{CS}$  = Controlled)




**Write Timing Waveform (3)** ( $\overline{OE}$  = Clocked,  $\overline{WE}$  = Controlled)




**Write Timing Waveform (4)** ( $\overline{OE}$  = Clocked,  $\overline{CS}$  = Controlled)



Write Timing Waveform (5) ( $\overline{OE} = \text{Low}$ ,  $\overline{WE} = \text{Controlled}$ )



Write Timing Waveform (6) ( $\overline{OE} = \text{Low}$ ,  $\overline{CS} = \text{Controlled}$ )



- Notes:
- \*1 A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$ . (twp)
  - \*2. twr is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
  - \*3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
  - \*4. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, the output buffers remain in a high impedance state.
  - \*5. If  $\overline{CS}$  is low during this period, I/O pins are in the output state after tow. Then the data input signals of opposite phase to the outputs must not be applied to them.
  - \*6. Dout is the same phase of write data of this write cycle, if twr is long enough.
  - \*7. If  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{OE}$  high transition or after the  $\overline{OE}$  transition, output remain in high impedance state.




**Low Vcc Data Retention Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ )

This characteristics is guaranteed only for L-version.


Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Vcc for data retention	V <sub>DR</sub>	2	—	—	V	$\overline{\text{CS}} \geq V_{\text{cc}} - 0.2 \text{ V}$ ,
Data retention current	I <sub>CCDR</sub>	—	—	50* <sup>2</sup> 35* <sup>3</sup>	μA	V <sub>in</sub> ≥ V <sub>cc</sub> - 0.2 V or 0 V ≤ V <sub>in</sub> ≤ 0.2 V
Chip deselect to data retention time	t <sub>CDR</sub>	0	—	—	ns	See retention waveform
Operation recovery time	t <sub>R</sub>	t <sub>RC</sub> * <sup>1</sup>	—	—	ns	

- Note: \*1. t<sub>RC</sub> = Read cycle time  
 \*2. V<sub>cc</sub> = 3.0 V  
 \*3. V<sub>cc</sub> = 2.0 V


**Low Vcc Data Retention Waveform**




Supply Current vs. Supply Voltage




Supply Current vs. Ambient Temperature




Access Time vs. Supply Voltage




Access Time vs. Load Capacitance




Access Time vs. Ambient Temperature




Supply Current vs. Frequency




Low Level Input Voltage vs. Supply Voltage




High Level Input Voltage vs. Supply Voltage




Output Current vs. Output Voltage (1)




Output Current vs. Output Voltage (2)



Standby Current vs. Ambient Temperature




Standby Current vs. Supply Voltage



2



Standby Current vs. Input Voltage



Refer to HM6789HA Series

## 16384-word x 4-bit High Speed Hi-BiCMOS Static RAM (with $\overline{OE}$ )


### Features

- Super Fast Access Time: . . . . . 25/30 ns (max)
- Low Power Dissipation (DC) Operating . . . . . 230 mW (typ.)
- +5V Single Supply
- Completely Static Memory  
No Clock or Timing Strobe Required
- Balanced Read and Write Cycle Time
- Fully TTL Compatible Input and Output

### Ordering Information

Type No.	Access Time	Package
HM6789P-25	25ns	300 mil 24 pin plastic DIP
HM6789P-30	30ns	plastic DIP
HM6789JP-25	25ns	300 mil 24 pin Plastic SOJ
HM6789JP-30	30ns	Plastic SOJ


### Block Diagram



### Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Terminal Voltage to $V_{SS}$ Pin	$V_T$	-0.5 to +7.0	V
Power Dissipation	$P_T$	1.0	W
Operating Temperature Range	$T_{opr}$	0 to +70	°C
Storage Temperature Range under bias	$T_{stg}(bias)$	-10 to +85	°C
Storage Temperature Range	$T_{stg}$	-55 to +125	°C

HM6789P Series




(DP-24NC)

HM6789JP Series



(CP-24D)

### Pin Arrangement



**Recommended DC Operating Conditions** ( $T_a = 0$  to  $+70^\circ\text{C}$ )

Item	Symbol	min	typ	max	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0.0	0.0	0.0	V
Input High Voltage	$V_{IH}$	2.2	-	6.0	V
Input Low Voltage	$V_{IL}$	$-0.5^{*1}$	-	0.8	V

Note) \*1.  $-3.0\text{V}$  for pulse width  $\leq 20\text{ns}$ .

**Function Table**


$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Mode	$V_{CC}$ Current	I/O Pin	Ref. Cycle
H	H or L	H or L	Not selected	$I_{SB}, I_{SB1}$	High Z	-
L	H	H	Output Disabled	$I_{CC}, I_{CC1}$	High Z	-
L	L	H	Read	$I_{CC}, I_{CC1}$	Dout	Read Cycle (1) (2) (3)
L	H	L	Write	$I_{CC}, I_{CC1}$	Din	Write Cycle (1) (2) (3) (4)
L	L	L		$I_{CC}, I_{CC1}$	Din	Write Cycle (5) (6)

**DC and Operating Characteristics** ( $V_{CC}=5\text{V}\pm 10\%$ ,  $T_a=0$  to  $+70^\circ\text{C}$ )

Item	Symbol	min	typ	max	Unit	Test Conditions
Input Leakage Current	$ I_{LI} $	-	-	2	$\mu\text{A}$	$V_{CC} = 5.5\text{V}, V_{IN} = V_{SS}$ to $V_{CC}$
Output Leakage Current	$ I_{LO} $	-	-	2	$\mu\text{A}$	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ $V_{I/O} = V_{SS}$ to $V_{CC}$
Operating Power Supply Current	$I_{CC}$	-	-	100	mA	$\overline{CS} = V_{IL}, I_{I/O} = 0\text{mA}$
Average Operating Current:	$I_{CC1}$	-	-	120	mA	Min. Cycle, Duty: 100%, $I_{I/O}=0\text{mA}$
	$I_{SB}$	-	-	30	mA	$\overline{CS} = V_{IH}$
Standby Power Supply Current	$I_{SB1}$	-	-	10	mA	$\overline{CS} \geq V_{CC} - 0.2\text{V}$ $V_{IN} \leq 0.2\text{V}$ or $V_{IN} \geq V_{CC} - 0.2\text{V}$
Output Low Voltage	$V_{OL}$	-	-	0.4	V	$I_{OL} = 8\text{mA}$
Output High Voltage	$V_{OH}$	2.4	-	-	V	$I_{OH} = -4\text{mA}$

**AC Test Conditions**

- Input pulse levels .....  $V_{SS}$  to  $3.0\text{V}$
- Input and Output reference levels .....  $1.5\text{V}$
- Input rise and fall time .....  $4\text{ns}$
- Output Load: See Figure



**Capacitance** ( $T_a = 25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$ )

Item	Symbol	min	typ	max	Unit	Test Conditions
Input Capacitance	$C_{IN}$	–	–	6	pF	$V_{IN} = 0V$
Input/Output Capacitance	$C_{I/O}$	–	–	8	pF	$V_{I/O} = 0V$

Note) This parameter is sampled and not 100% tested.

**AC Characteristics** ( $V_{CC} = 5V \pm 10\%$ ,  $T_a = 0$  to  $+70^\circ\text{C}$ , unless otherwise noted.)**Read Cycle**

Item	Symbol	HM6789-25		HM6789-30		Unit
		min	max	min	max	
Read Cycle Time	$t_{RC}$	25	–	30	–	ns
Address Access Time	$t_{AA}$	–	25	–	30	ns
Chip Select Access Time	$t_{ACS}$	–	25	–	30	ns
Chip Selection to Output in Low Z	$t_{CLZ}^{*1}$	0	–	0	–	ns
Output Enable to Output Valid	$t_{OE}$	0	15	0	15	ns
Output Enable to Output in Low Z	$t_{OLZ}^{*1}$	0	–	0	–	ns
Chip Deselection to Output in High Z	$t_{CHZ}^{*1}$	0	10	0	12	ns
Output Hold from Address Change	$t_{OH}$	5	–	5	–	ns
Input Voltage Rise/Fall Time	$t_T^{*2}$	–	150	–	150	ns

**Write Cycle**

Item	Symbol	HM6789-25		HM6789-30		Unit
		min	max	min	max	
Write Cycle Time	$t_{WC}$	25	–	30	–	ns
Chip Selection to End of Write	$t_{CW}$	20	–	25	–	ns
Address Setup Time	$t_{AS}$	0	–	0	–	ns
Address Valid to End of Write	$t_{AW}$	20	–	25	–	ns
Write Pulse Width	$t_{WP}$	20	–	25	–	ns
Write Recovery Time	$t_{WR}$	0	–	0	–	ns
Write to Output in High Z	$t_{WHZ}^{*1}$	0	10	0	12	ns
Data Valid to End of Write	$t_{DW}$	15	–	20	–	ns
Data Hold Time	$t_{DH}$	5	–	5	–	ns
Output Disable to Output in High Z	$t_{OHZ}^{*1}$	0	10	0	10	ns
Output Active from End of Write	$t_{OW}^{*1}$	0	–	0	–	ns


Notes) \*1. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with Load (B).  
This parameter is sampled and not 100% tested.

\*2. If  $t_T$  becomes more than 150ns, there is possibility of function fail.  
Please contact your nearest Hitachi Sales Dept. regarding specification.




Timing Waveform


Read Cycle (1) \*1



Read Cycle (2) \*1, \*2, \*3




Read Cycle (3) \*1, \*3, \*4




- Notes) \*1.  $WE = V_{IH}$   
 \*2.  $CS = V_{IL}$   
 \*3.  $OE = V_{IL}$   
 \*4. Address valid prior to or coincident with  $\overline{CS}$  transition Low.




Write Cycle (1) ( $\overline{OE} = H, \overline{WE}$  Controlled)




Write Cycle (2) ( $\overline{OE} = H, \overline{CS}$  Controlled)




Write Cycle (3) ( $\overline{OE}$  = Clocked,  $\overline{WE}$  Controlled)




Write Cycle (4) ( $\overline{OE}$  = Clocked,  $\overline{CS}$  Controlled)



Write Cycle (5) ( $\overline{OE} = L, \overline{WE}$  Controlled)



Write Cycle (6) ( $\overline{OE} = L, \overline{CS}$  Controlled)



Notes) \*1. A write occurs during the overlap ( $t_{wp}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .

\*2. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

\*3.  $D_{out}$  is the same phase of write data of this write cycle.

\*4. If the  $\overline{CS}$  is low transition occurs after the  $\overline{WE}$  low transition, output remain in a high impedance state.

\*5. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.

\*6. If  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{OE}$  high transition or after the  $\overline{OE}$  transition, output remain in high impedance state.





# HM6789H Series

Maintenance Only

Refer to HM6789HA Series


## 16384-word x 4-bit High Speed Hi-BiCMOS Static RAM (with $\overline{OE}$ )

### Features


- Super Fast Access Time: . . . . . 15/20 ns (max)
- Low Power Dissipation (DC) Operating . . . . . 280 mW (typ.)
- +5V Single Supply
- Completely Static Memory  
No Clock or Timing Strobe Required
- Balanced Read and Write Cycle Time
- Fully TTL Compatible Input and Output

### Ordering Information


Type No.	Access Time	Package
HM6789HP-15	15ns	300 mil 24 pin plastic DIP
HM6789HP-20	20ns	300 mil plastic DIP
HM6789HJP-15	15ns	300 mil
HM6789HJP-20	20ns	24 pin plastic SOJ



### Block Diagram



### Pin Arrangement



### Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Terminal Voltage to $V_{SS}$ Pin	$V_T$	-0.5 to +7.0	V
Power Dissipation	$P_T$	1.0	W
Operating Temperature Range	$T_{opr}$	0 to +70	°C
Storage Temperature Range under bias	$T_{stg}(bias)$	-10 to +85	°C
Storage Temperature Range	$T_{stg}$	-55 to +125	°C

Note) The specifications of this device are subject to change without notice. Please contact Hitachi's Sales Dept. regarding specifications.



**Recommended DC Operating Conditions** ( $T_a = 0$  to  $+70^\circ\text{C}$ )

Item	Symbol	min	typ	max	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0.0	0.0	0.0	V
Input High Voltage	$V_{IH}$	2.2	-	6.0	V
Input Low Voltage	$V_{IL}$	-0.5*1	-	0.8	V

Note) \*1. -3.0V for pulse width  $\leq 10\text{ns}$ .

**Function Table**


$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Mode	$V_{CC}$ Current	I/O Pin	Ref. Cycle
H	H or L	H or L	Not selected	$I_{SB}, I_{SB1}$	High Z	-
L	H	H	Output Disabled	$I_{CC}, I_{CC1}$	High Z	-
L	L	H	Read	$I_{CC}, I_{CC1}$	Data Out	Read Cycle (1) (2) (3)
L	H	L	Write	$I_{CC}, I_{CC1}$	Data In	Write Cycle (1) (2) (3) (4)
L	L	L		$I_{CC}, I_{CC1}$	Data Out	Write Cycle (5) (6)

**DC and Operating Characteristics** ( $V_{CC}=5V\pm 10\%$ ,  $T_a=0$  to  $+70^\circ\text{C}$ )

Item	Symbol	min	typ	max	Unit	Test Conditions
Input Leakage Current	$ I_{L1} $	-	-	2	$\mu\text{A}$	$V_{CC} = 5.5\text{V}, V_{IN} = V_{SS}$ to $V_{CC}$
Output Leakage Current	$ I_{LO} $	-	-	10	$\mu\text{A}$	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ , $V_{I/O} = V_{SS}$ to $V_{CC}$
Operating Power Supply Current	$I_{CE}$	-	-	100	mA	$\overline{CS} = V_{IL}, I_{I/O} = 0\text{mA}$
Average Operating Current	$I_{CC1}$	-	-	120	mA	Min. Cycle, Duty: 100%, $I_{I/O}=0\text{mA}$
	$I_{SB}$	-	-	30	mA	$\overline{CS} = V_{IH}$
Standby Power Supply Current	$I_{SB1}$	-	-	10	mA	$\overline{CS} \geq V_{CC} - 0.2\text{V}$ $V_{IN} \leq 0.2\text{V}$ or $V_{IN} \geq V_{CC} - 0.2\text{V}$
	Output Low Voltage	$V_{OL}$	-	-	0.4	V
Output High Voltage	$V_{OH}$	2.4	-	-	V	$I_{OH} = -4\text{mA}$

**AC Test Conditions**

- Input pulse levels . . . . .  $V_{SS}$  to 3.0V
- Input and Output reference levels . . . . . 1.5 V
- Input rise and fall time . . . . . 4 ns
- Output Load: See Figure



**HM6789H Series**
**Capacitance** ( $T_a = 25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$ )

Item	Symbol	min	typ	max	Unit	Test Conditions
Input Capacitance	$C_{IN}$	-	-	6	pF	$V_{IN} = 0V$
Input/Output Capacitance	$C_{I/O}$	-	-	10	pF	$V_{I/O} = 0V$

Note) This parameter is sampled and not 100% tested.

**AC Characteristics** ( $V_{CC} = 5V \pm 10\%$ ,  $T_a = 0$  to  $+70^\circ\text{C}$ , unless otherwise noted.)

**Read Cycle**

Item	Symbol	HM6789H-15		HM6789H-20		Unit
		min	max	min	max	
Read Cycle Time	$t_{RC}$	15	-	20	-	ns
Address Access Time	$t_{AA}$	-	15	-	20	ns
Chip Select Access Time	$t_{ACS}$	-	15	-	20	ns
Chip Selection to Output in Low Z	$t_{CLZ}^{*1}$	3	-	3	-	ns
Output Enable to Output Valid	$t_{OE}$	0	12	0	12	ns
Output Enable to Output in Low Z	$t_{OLZ}^{*1}$	3	-	3	-	ns
Chip Deselection to Output in High Z	$t_{CHZ}^{*1}$	0	6	0	8	ns
Output Hold from Address Change	$t_{OH}$	3	-	3	-	ns

**Write Cycle**


Item	Symbol	HM6789H-15		HM6789H-20		Unit
		min	max	min	max	
Write Cycle Time	$t_{WC}$	15	-	20	-	ns
Chip Selection to End of Write	$t_{CW}$	10	-	15	-	ns
Address Setup Time	$t_{AS}$	0	-	0	-	ns
Address Valid to End of Write	$t_{AW}$	10	-	15	-	ns
Write Pulse Width	$t_{WP}$	10	-	15	-	ns
Write Recovery Time	$t_{WR}$	1	-	1	-	ns
Write to Output in High Z	$t_{WHZ}^{*1}$	0	6	0	8	ns
Data Valid to End of Write	$t_{DW}$	9	-	10	-	ns
Data Hold Time	$t_{DH}$	0	-	0	-	ns
Output Disable to Output in High Z	$t_{OHZ}^{*1}$	0	6	0	8	ns
Output Active from End of Write	$t_{OW}^{*1}$	0	-	0	-	ns

Note) \*1. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with Load (B).  
This parameter is sampled and not 100% tested.




Timing Waveform


Read Cycle (1) \*1



Read Cycle (2) \*1, \*2, \*3




Read Cycle (3) \*1, \*3, \*4




- Notes) \*1.  $WE = V_{IH}$   
 \*2.  $CS = V_{IL}$   
 \*3.  $OE = V_{IL}$   
 \*4. Address valid prior to or coincident with  $\overline{CS}$  transition Low.




Write Cycle (1) ( $\overline{OE} = H, \overline{WE}$  Controlled)




Write Cycle (2) ( $\overline{OE} = H, \overline{CS}$  Controlled)




Write Cycle (3) ( $\overline{OE}$  = Clocked,  $\overline{WE}$  Controlled)




Write Cycle (4) ( $\overline{OE}$  = Clocked,  $\overline{CS}$  Controlled)



Write Cycle (5) ( $\overline{OE} = L, \overline{WE}$  Controlled)



Write Cycle (6) ( $\overline{OE} = L, \overline{CS}$  Controlled)



- Notes \*1. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .  
 \*2. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.  
 \*3. Data Out is the same phase of write data of this write cycle.  
 \*4. If the  $\overline{CS}$  is low transition occurs after the  $\overline{WE}$  low transition, output remain in a high impedance state.  
 \*5. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.  
 \*6. If  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{OE}$  high transition or after the  $\overline{OE}$  transition, output remain in high impedance state.



# HM6789HA Series


16384-Word × 4-Bit High Speed Static RAM (with  $\overline{OE}$ )

## ■ FEATURES


- Super Fast  
Access Time .....Add. 12/15/20ns (max.)  
OE 6/7/8ns (max.)
- Low Power Dissipation  
(DC) Operating .....300mW (typ.)
- +5V Single Supply
- Completely Static Memory  
No Clock or Timing Strobe Required
- Fully TTL Compatible Input and Output

## ■ ORDERING INFORMATION


Type No.	Access Time	Package
HM6789HAP-12	12ns	300 mil 24 pin Plastic DIP
HM6789HAP-15	15ns	Plastic DIP (DP-24NC)
HM6789HAP-20	20ns	
HM6789HAJP-12	12ns	300 mil 24 pin Plastic SOJ
HM6789HAJP-15	15ns	Plastic SOJ (CP-24D)
HM6789HAJP-20	20ns	



## ■ BLOCK DIAGRAM



## ■ PIN ARRANGEMENT





■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	-0.5 to +7.0	V
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature Range	T <sub>opr</sub>	0 to +70	°C
Storage Temperature Range (with bias)	T <sub>stg(bias)</sub>	-10 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +125	°C

■ RECOMMENDED DC OPERATING CONDITIONS (0°C ≤ T<sub>a</sub> ≤ 70°C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0.0	0.0	0.0	V
Input High Voltage	V <sub>IH</sub>	2.2	—	6.0	V
Input Low Voltage	V <sub>IL</sub> *	-3.0	—	0.8	V

\*Pulse width ≤ 10ns, DC: -0.5V

■ TRUTH TABLE


C <sub>S</sub>	O <sub>E</sub>	W <sub>E</sub>	Mode	V <sub>CC</sub> Current	I/O Pin	Ref. Cycle
H	H or L	H or L	Not Selected	I <sub>SB</sub> , I <sub>SB1</sub>	High Z	—
L	H	H	Output Disabled	I <sub>CC</sub> , I <sub>CC1</sub>	High Z	—
L	L	H	Read	I <sub>CC</sub> , I <sub>CC1</sub>	Data Out	Read Cycle (1) (2) (3)
L	H	L	Write	I <sub>CC</sub> , I <sub>CC1</sub>	Data In	Write Cycle (1) (2) (3) (4)
L	L	L		I <sub>CC</sub> , I <sub>CC1</sub>	Data In	Write Cycle (5) (6)

■ DC AND OPERATING CHARACTERISTICS (V<sub>CC</sub> = 5V ± 10%, T<sub>a</sub> = 0°C to 70°C, V<sub>SS</sub> = 0V)

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>	—	—	2	μA
Output Leakage Current	I <sub>LO</sub>	C <sub>S</sub> = V <sub>IH</sub> or O <sub>E</sub> = V <sub>IH</sub> , W <sub>E</sub> = V <sub>IL</sub> V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>	—	—	10	μA
Operating Power Supply Current	I <sub>CC</sub>	C <sub>S</sub> = V <sub>IL</sub> , I <sub>I/O</sub> = 0mA	—	—	100	mA
Average Operating Current	I <sub>CC1</sub>	Min. Cycle, Duty: 100%, I <sub>I/O</sub> = 0mA	—	—	120	mA
Standby Power Supply Current	I <sub>SB</sub>	C <sub>S</sub> = V <sub>IH</sub>	—	—	30	mA
	I <sub>SB1</sub>	C <sub>S</sub> ≥ V <sub>CC</sub> - 0.2V V <sub>IN</sub> ≤ 0.2V or V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V	—	—	10	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8mA	—	—	0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4mA	2.4	—	—	V

■ AC TEST CONDITIONS

- Input Pulse Levels: V<sub>SS</sub> to 3.0V
- Input and Output Reference Levels: 1.5V ± 200mV from steady level (Output Load B)
- Input Rise and Fall Time: 4ns
- Output Load: See Figure




\*Including scope and jig capacitance.




■ TIMING WAVEFORM


• Read Cycle (1) <sup>(1)</sup>



• Read Cycle (2) <sup>(1) (2) (3)</sup>



• Read Cycle (3) <sup>(1) (3) (4)</sup>



- NOTES:**
- $\overline{WE} = V_{IH}$
  - $\overline{CS} = V_{IL}$
  - $\overline{OE} = V_{IL}$
  - Address valid prior to or coincident with  $\overline{CS}$  transition low.



## HM6789HA Series

### ■ CAPACITANCE ( $T_a = 25^\circ\text{C}$ , $f = 1.0\text{MHz}$ )

Item	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Input Capacitance	$C_{IN}$	$V_{IN} = 0\text{V}$	—	—	6	pF
Input/Output Capacitance	$C_{I/O}$	$V_{I/O} = 0\text{V}$	—	—	10	pF

**NOTE:** This parameter is sampled and not 100% tested.

### ■ AC CHARACTERISTICS ( $V_{CC} = 5\text{V} \pm 10\%$ , $T_a = 0^\circ\text{C}$ to $70^\circ\text{C}$ , unless otherwise noted.)

#### • Read Cycle

Item	Symbol	HM6789HA-12		HM6789HA-15		HM6789HA-20		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
Read Cycle Time	$t_{RC}$	12	—	15	—	20	—	ns	—
Address Access Time	$t_{AA}$	—	12	—	15	—	20	ns	—
Chip Select Access Time	$t_{ACS}$	—	12	—	15	—	20	ns	—
Chip Selection to Output in Low Z	$t_{CLZ}$	3	—	5	—	5	—	ns	1, 2
Output Enable to Output Valid	$t_{OE}$	0	6	0	7	0	8	ns	1
Output Enable to Output in Low Z	$t_{OLZ}$	2	—	2	—	2	—	ns	1, 2
Chip Deselection to Output in High Z	$t_{CHZ}$	0	6	0	6	0	8	ns	1, 2
Output Hold from Address Change	$t_{OH}$	4	—	4	—	4	—	ns	—


#### • Write Cycle

Item	Symbol	HM6789HA-12		HM6789HA-15		HM6789HA-20		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
Write Cycle Time	$t_{WC}$	12	—	15	—	20	—	ns	—
Chip Selection to End of Write	$t_{CW}$	8	—	10	—	15	—	ns	—
Address Setup Time	$t_{AS}$	0	—	0	—	0	—	ns	—
Address Valid to End of Write	$t_{AW}$	8	—	10	—	15	—	ns	—
Write Pulse Width	$t_{WP}$	8	—	10	—	15	—	ns	—
Write Recovery Time	$t_{WR}$	0	—	0	—	0	—	ns	—
Write to Output in High Z	$t_{WHZ}$	0	6	0	6	0	8	ns	1, 2
Data Valid to End of Write	$t_{DW}$	6	—	7	—	10	—	ns	—
Data Hold Time	$t_{DH}$	0	—	0	—	0	—	ns	—
Output Disable to Output in High Z	$t_{OHZ}$	1	6	1	6	1	8	ns	1, 2
Output Active from End of Write	$t_{OW}$	3	—	3	—	3	—	ns	1, 2


**NOTES:** 1. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with Load B.  
2. This parameter is sampled and not 100% tested.



• Write Cycle (1) ( $\overline{OE} = H, \overline{WE}$  Controlled)




• Write Cycle (2) ( $\overline{OE} = H, \overline{CS}$  Controlled)




2


• Write Cycle (3) ( $\overline{OE}$  = Clocked,  $\overline{WE}$  Controlled)



• Write Cycle (4) ( $\overline{OE}$  = Clocked,  $\overline{CS}$  Controlled)




• Write Cycle (5) ( $\overline{OE} = L$ ,  $\overline{WE}$  Controlled)



2



• Write Cycle (6) ( $\overline{OE} = L$ ,  $\overline{CS}$  Controlled)



- NOTES:**
1. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
  2. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
  3.  $D_{out}$  is the same phase of write data of this write cycle.
  4. If the  $\overline{CS}$  low transition occurs after the  $\overline{WE}$  low transition, output remain in a high impedance state.
  5. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.
  6. If  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{OE}$  high transition or after the  $\overline{OE}$  transition, output remain in high impedance state.

# HM6287 Series


Maintenance Only

65536-word x 1-bit High Speed CMOS Static RAM

Refer to HM6287H Series

## FEATURES


- High Speed: Fast Access Time 45/55/70ns (max.)
- Single 5V Supply and High Density 22 Pin Package
- Low Power Standby and Low Power Operation  
Standby: 100 $\mu$ W (typ.)/10 $\mu$ W (typ.) (L-version)  
Operation: 300mW (typ.)
- Completely Static Memory  
No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Directly TTL Compatible: All Inputs and Output
- Capability of Battery Back Up Operation (L-version)




## ORDERING INFORMATION

Type No.	Access Time	Package
HM6287P-45	45ns	300 mil 22 pin Plastic DIP
HM6287P-55	55ns	
HM6287P-70	70ns	
HM6287LP-45	45ns	300 mil 22 pin Plastic DIP
HM6287LP-55	55ns	
HM6287LP-70	70ns	

## PIN ARRANGEMENT



## BLOCK DIAGRAM





■ TRUTH TABLE

CS	WE	Mode	V <sub>CC</sub> Current	Dout Pin	Ref. Cycle
H	X	Not Selected	I <sub>SB</sub> , I <sub>SB1</sub>	High Z	–
L	H	Read	I <sub>CC</sub>	Dout	Read Cycle
L	L	Write	I <sub>CC</sub>	High Z	Write Cycle

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	-0.5 <sup>*1</sup> to +7.0	V
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	-55 to +125	°C
Temperature Under Bias	T <sub>bias</sub>	-10 to +85	°C

Note) \*1. -3.5V for pulse width ≤ 20ns

■ RECOMMENDED DC OPERATING CONDITIONS (T<sub>a</sub> = 0 to +70°C)

Item	Symbol	min	typ	max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	V
Input Voltage	V <sub>IH</sub>	2.2	–	6.0	V
	V <sub>IL</sub>	-0.5 <sup>*1</sup>	–	0.8	V

Note) \*1. -3.0V for pulse width ≤ 20ns

■ DC AND OPERATING CHARACTERISTICS (V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, T<sub>a</sub> = 0 to +70°C)

Item	Symbol	Test Conditions	min	typ <sup>*1</sup>	max	Unit
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = 5.5V, V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>	–	–	2.0	μA
Output Leakage Current	I <sub>LO</sub>	$\overline{CS} = V_{IH}$ , V <sub>out</sub> = V <sub>SS</sub> to V <sub>CC</sub>	–	–	2.0	μA
Operating Power Supply Current	I <sub>CC</sub>	$\overline{CS} = V_{IL}$ , I <sub>out</sub> = 0mA, min. cycle	–	60	100	mA
Standby Power Supply Current	I <sub>SB</sub>	$\overline{CS} = V_{IH}$ , min. cycle	–	10	30	mA
	I <sub>SB1</sub>	$\overline{CS} \geq V_{CC} - 0.2V$ , 0V ≤ V <sub>in</sub> ≤ 0.2V or V <sub>CC</sub> - 0.2V ≤ V <sub>in</sub>	–	0.02	2.0	mA
Output Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8mA	–	–	0.4	V
	V <sub>OH</sub>	I <sub>OH</sub> = -4.0mA	2.4	–	–	V

Notes) \*1. Typical limits are at V<sub>CC</sub> = 5.0V, T<sub>a</sub> = 25°C and specified loading.

\*2. This characteristics is guaranteed only for L-version.

■ CAPACITANCE (f = 1MHz, T<sub>a</sub> = 25°C)

Item	Symbol	Test Conditions	min	typ	max	Unit
Input Capacitance	C <sub>in</sub>	V <sub>in</sub> = 0V	–	–	5	pF
Output Capacitance	C <sub>out</sub>	V <sub>out</sub> = 0V	–	–	7.5	pF

Note) This parameter is sampled and not 100% tested.



■ AC CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ ,  $T_a = 0$  to  $+70^\circ C$ , unless otherwise noted)

● AC TEST CONDITIONS


Input Pulse Levels:  $V_{SS}$  to 3.0V

Input Rise and Fall Times: 5ns

Input and Output Timing Reference Levels: 1.5V


Output Load: See Figure

Output Load A



\*Including scope & jig capacitance

Output Load B




\*Including scope & jig capacitance


● READ CYCLE

Item	Symbol	HM6287-45		HM6287-55		HM6287-70		Unit	Notes
		min	max	min	max	min	max		
Read Cycle Time	$t_{RC}$	45	—	55	—	70	—	ns	1
Address Access Time	$t_{AA}$	—	45	—	55	—	70	ns	
Chip Select Access Time	$t_{ACS}$	—	45	—	55	—	70	ns	
Output Hold from Address Change	$t_{OH}$	5	—	5	—	5	—	ns	
Chip Selection to Output in Low Z	$t_{LZ}$	5	—	5	—	5	—	ns	2, 3, 7
Chip Deselection to Output in High Z	$t_{HZ}$	0	30	0	30	0	30	ns	2, 3, 7
Chip Selection to Power Up Time	$t_{PU}$	0	—	0	—	0	—	ns	7
Chip Deselection to Power Down Time	$t_{PD}$	—	40	—	40	—	40	ns	7

● Timing Waveform of Read Cycle No. 1<sup>(4)(5)</sup>



● Timing Waveform of Read Cycle No. 2<sup>(4)(6)</sup>




- Notes:
1. All Read Cycle timings are referenced from last valid address to the first transitioning address.
  2. At any given temperature and voltage condition,  $t_{HZ}$  max. is less than  $t_{LZ}$  min. both for a given device and from device to device.
  3. Transition is measured  $\pm 500$  mV from steady state voltage with specified loading in Load B.
  4.  $\overline{WE}$  is high for READ Cycle.
  5. Device is continuously selected, while  $\overline{CS} = V_{IL}$ .
  6. Address valid prior to or coincident with  $\overline{CS}$  transition low.
  7. This parameter is sampled and not 100% tested.




● WRITE CYCLE

Item	Symbol	HM6287-45		HM6287-55		HM6287-70		Unit	Notes
		min	max	min	max	min	max		
Write Cycle Time	$t_{WC}$	45	—	55	—	70	—	ns	2
Chip Selection to End of Write	$t_{CW}$	40	—	50	—	55	—	ns	
Address Valid to End of Write	$t_{AW}$	40	—	50	—	55	—	ns	
Address Setup Time	$t_{AS}$	0	—	0	—	0	—	ns	
Write Pulse Width	$t_{WP}$	25	—	35	—	40	—	ns	
Write Recovery Time	$t_{WR}$	0	—	0	—	0	—	ns	
Data Valid to End of Write	$t_{DW}$	25	—	25	—	30	—	ns	
Data Hold Time	$t_{DH}$	0	—	0	—	0	—	ns	
Write Enabled to Output in High Z	$t_{WZ}$	0	25	0	25	0	30	ns	3, 4
Output Active from End of Write	$t_{OW}$	0	—	0	—	0	—	ns	3, 4

● Timing Waveform of Write Cycle No. 1 ( $\overline{WE}$  Controlled)



● Timing Waveform of Write Cycle No. 1 ( $\overline{CS}$  Controlled)



- Notes) 1. If  $\overline{CS}$  goes high Simultaneously with  $\overline{WE}$  high, the output remains in a high impedance state.  
 2. All Write Cycle timings are referenced from the last valid address to the first transitioning address.  
 3. Transition is measured  $\pm 500mV$  from steady state voltage with specified loading in Load B.  
 4. This parameter is sampled and not 100% tested.



■ **LOW  $V_{CC}$  DATA RETENTION CHARACTERISTICS ( $T_a = 0$  to  $+70^\circ\text{C}$ )**


This characteristics is guaranteed only for L-version.

Parameter	Symbol	Test Condition	min.	typ.	max.	Unit
$V_{CC}$ for Data Retention	$V_{DR}$	$\overline{CS} \geq V_{CC} - 0.2\text{V}$ , $V_{in} \geq V_{CC} - 0.2\text{V}$ or $0\text{V} \leq V_{in} \leq 0.2\text{V}$	2.0	-	-	V
Data Retention Current	$I_{CCDR}$		-	1	$50^{*2}$	$\mu\text{A}$
Chip Deselect to Data Retention Time	$t_{CDR}$	See retention wave- form	0	-	-	ns
Operation Recovery Time	$t_R$		$t_{RC}^{*1}$	-	-	ns


Note) \*1.  $t_{RC}$  = Read Cycle Time

\*2.  $V_{CC} = 3.0\text{V}$


● **LOW  $V_{CC}$  DATA RETENTION WAVEFORM**




SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT vs. AMBIENT TEMPERATURE




**ACCESS TIME vs. SUPPLY VOLTAGE**




**ACCESS TIME vs. AMBIENT TEMPERATURE**




**STANDBY CURRENT vs. SUPPLY VOLTAGE**




**STANDBY CURRENT vs. AMBIENT TEMPERATURE**




**SUPPLY CURRENT vs. FREQUENCY**




**STANDBY CURRENT vs. INPUT VOLTAGE**




**INPUT LOW VOLTAGE vs. SUPPLY VOLTAGE**




**INPUT HIGH VOLTAGE vs. SUPPLY VOLTAGE**



**OUTPUT HIGH CURRENT vs. OUTPUT HIGH VOLTAGE**



**OUTPUT LOW CURRENT vs. OUTPUT LOW VOLTAGE**



2

# HM6287H Series

## 65536-Word × 1-Bit High Speed CMOS Static RAM


The Hitachi HM6287H is a high speed 64K static RAM organized as 64-kword × 1-bit. It realizes high speed access time (25/35 ns) and low power consumption, employing CMOS process technology and high speed circuit designing technology. It is most advantageous for the field where high speed and high density memory is required, such as the cache memory for main frame or 32-bit MPU. The HM6287H packaged in a 300-mil plastic DIP and SOJ, is available for high density mounting.

Low power version retains the data with battery back up.

### Features

- Single 5 V supply and high density 22-pin DIP and 24-pin SOJ
- High speed: Fast access time 25/35 ns (max)
- Low power
  - Operation: 300 mW (typ)
  - Standby: 100 μW (typ)
- Completely static memory
  - No clock or timing strobe required
- Equal access and cycle times
- Directly TTL compatible: All inputs and outputs

HM6287HP Series



(DP-22NB)


HM6287HJP Series



(CP-24D)


### Pin Arrangement

HM6287HP Series



(Top View)

HM6287HJP Series



(Top View)

### Pin Description


Pin Name	Function
A0 – A15	Address
Din	Input
Dout	Output
CS	Chip select
WE	Write enable
V <sub>cc</sub>	Power supply
V <sub>ss</sub>	Ground

### Ordering Information

Type No.	Access Time	Package
HM6287HP-25	25 ns	300-mil
HM6287HP-35	35 ns	22-pin
HM6287HLP-25	25 ns	plastic DIP
HM6287HLP-35	35 ns	(DP-22NB)
HM6287HJP-25	25 ns	300-mil
HM6287HJP-35	35 ns	24-pin SOJ
HM6287HLJP-25	25 ns	(CP-24D)
HM6287HLJP-35	35 ns	



## Block diagram



## Function Table

$\overline{CS}$	$\overline{WE}$	Mode	Vcc Current	Dout Pin	Ref. Cycle
H	x	Standby	$I_{SB}, I_{SB1}$	High-Z	—
L	H	Read	Icc	Dout	Read cycle 1, 2
L	L	Write	Icc	High-Z	Write cycle 1, 2

Note: x: H or L

## Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to Vss	$V_T$	-0.5*1 to +7.0	V
Power dissipation	$P_T$	1.0	W
Operating temperature	$T_{opr}$	0 to +70	°C
Storage temperature	$T_{stg}$	-55 to +125	°C
Storage temperature under bias	$T_{bias}$	-10 to +85	°C

Note: \*1.  $V_T$  min = -2.0 V for pulse width  $\leq$  10 ns

Recommended DC Operating Conditions ( $T_a = 0$  to +70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
	Vss	0	0	0	V
Input high (logic 1) voltage	$V_{IH}$	2.2	—	6.0	V
Input low (logic 0) voltage	$V_{IL}$	-0.5*1	—	0.8	V

Note: \*1.  $V_{IL}$  min = -2.0 V for pulse width  $\leq$  10 ns





**DC Characteristics** ( Ta = 0 to +70°C, VCC = 5 V ± 10%, VSS = 0 V )

Item	Symbol	Min	Typ*1	Max	Unit	Test Conditions
Input leakage current	ILI	—	—	2.0	μA	VCC = Max Vin = VSS to VCC
Output leakage current	ILO	—	—	2.0	μA	CS = VIH VIO = VSS to VCC
Operating Vcc current	Icc	—	60	120	mA	CS = VIL Iout = 0 mA, min cycle
Standby Vcc current	ISB	—	15	30	mA	CS = VIH, min cycle
Standby Vcc current (1)	ISB1	—	0.02	2.0	mA	CS ≥ VCC - 0.2 V
		—	0.02*2	0.1*2	mA	0 V ≤ Vin ≤ 0.2V or VCC - 0.2 V ≤ Vin
Output low voltage	VOL	—	—	0.4	V	IOL = 8 mA
Output high voltage	VOH	2.4	—	—	V	IOH = -4.0 mA

Notes: \*1. Typical limits are at VCC = 5.0 V, Ta = 25°C and specified loading.  
\*2. This characteristics is guaranteed only for L-version.

**Capacitance** ( Ta = 25°C, f = 1.0 MHz )\*1


Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Input capacitance	Cin	—	—	6	pF	Vin = 0 V
Output capacitance	Cout	—	—	8	pF	Vout = 0 V

Note: \*1. This parameter is sampled and not 100% tested.

**AC Characteristics** ( Ta = 0 to +70°C, VCC = 5 V ± 10%, unless otherwise noted. )

**Test Conditions**

- Input pulse levels: VSS to 3.0V
- Input rise and fall times: 5 ns
- Input and Output timing reference levels: 1.5 V
- Output load: See figures




Note: Including scope & jig


**Read Cycle**

Item	Symbol	HM6287H-25		HM6287H-35		Unit
		Min	Max	Min	Max	
Read cycle time	TRC	25	—	35	—	ns
Address access time	TAA	—	25	—	35	ns
Chip select access time	TACS	—	25	—	35	ns
Output hold from address change	TOH	3	—	5	—	ns
Chip selection to output in low-Z	ILZ*1	5	—	5	—	ns
Chip deselection to output in high-Z	IHZ*1	0	12	0	20	ns
Chip selection to power up time	TPU	0	—	0	—	ns
Chip deselection to power down time	TPD	—	25	—	30	ns

**Read Timing Waveform (1) \*2, \*3, \*5**



**Read Timing Waveform (2) \*2, \*4**




- Notes: \*1. Transition is measured  $\pm 200$  mV from steady state voltage with Load (B). This parameter is sampled and not 100 % tested.  
 \*2. WE is high for read cycle.  
 \*3. Device is continuously selected,  $\overline{CS} = V_{IL}$ .  
 \*4. Address valid prior to or coincident with  $\overline{CS}$  transition low.  
 \*5. All read cycle timing are referenced from last valid address to the first transitioning address.




Write Cycle

Item	Symbol	HM6287H-25		HM6287H-35		Unit
		Min	Max	Min	Max	
Write cycle time	t <sub>wc</sub>	25	—	35	—	ns
Chip selection to end of write	t <sub>cw</sub>	20	—	30	—	ns
Address valid to end of write	t <sub>aw</sub>	20	—	30	—	ns
Address setup time	t <sub>as</sub>	0	—	0	—	ns
Write pulse width	t <sub>wp</sub>	20	—	30	—	ns
Write recovery time	t <sub>wr</sub>	0	—	0	—	ns
Data valid to end of write	t <sub>dw</sub>	15	—	20	—	ns
Data hold time	t <sub>dh</sub>	0	—	0	—	ns
Write enabled to output in high-Z	t <sub>wz</sub> <sup>*1</sup>	0	8	0	10	ns
Output active from end of write	t <sub>ow</sub> <sup>*1</sup>	5	—	5	—	ns

Write Timing Waveform (1) ( $\overline{WE}$  controlled)



**Write Timing Waveform (2) ( $\overline{\text{CS}}$  Controlled)**




- Notes: \*1. Transition is measured  $\pm 200$  mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.  
 \*2. A write occurs during the overlap of a low  $\overline{\text{CS}}$  and a low  $\overline{\text{WE}}$ . ( $t_{WP}$ )  
 \*3.  $t_{WR}$  is measured from the earlier of  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going high to the end of write cycle.  
 \*4. If the  $\overline{\text{CS}}$  low transition occurs simultaneously with the  $\overline{\text{WE}}$  low transition or after the  $\overline{\text{WE}}$  transition, the output buffers remain in a high impedance state.  
 \*5. Dout is the same phase of write data of this write cycle, if  $t_{WR}$  is long enough.

**Low Vcc Data Retention Characteristics (  $T_a = 0$  to  $+70^\circ\text{C}$  )**  
 (This specification is guaranteed only for L-version.)


Item	Symbol	Min	Typ	Max	Unit	Test Condition
Vcc for data retention	$V_{DR}$	2.0	—	—	V	$\overline{\text{CS}} \geq V_{CC} - 0.2$ V
Data retention current	$I_{CCDR}$	—	—	50 <sup>*2</sup> 35 <sup>*3</sup>	$\mu\text{A}$	$V_{in} \geq V_{CC} - 0.2$ V or $0$ V $\leq V_{in} \leq 0.2$ V
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	—
Operation recovery time	$t_R$	$t_{RC}^{*1}$	—	—	ns	See retention waveform

- Notes: \*1.  $t_{RC}$  = Read cycle time  
 \*2.  $V_{CC} = 3.0$  V  
 \*3.  $V_{CC} = 2.0$  V


**Low Vcc Data Retention Timing Waveform**




Supply Current vs. Supply Voltage




Supply Current vs. Ambient Temperature




Access Time vs. Supply Voltage




Access Time vs. Load Capacitance




Access Time vs. Ambient Temperature




Supply Current vs. Frequency




**Input Low Voltage vs. Supply Voltage**




**Input High Voltage vs. Supply Voltage**




**Output Current vs. Output Voltage (1)**




**Output Current vs. Output Voltage (2)**




**Standby Current vs. Ambient Temperature**



**Standby Current vs. Supply Voltage**





# HM6787 Series

Maintenance Only


Refer to HM6787HA Series

65536-word x 1-bit High Speed Hi-BiCMOS Static RAM

## ■ FEATURES

- Super Fast Access Time: 25ns/30ns (max.)
- Low Power Dissipation (DC):  
Operating 180mW (typ)
- High Driving Capability:  $I_{OL}$  16mA
- +5V Single Supply
- Completely Static Memory  
No Clock or Timing Strobe Required
- Balanced Read and Write Cycle Time
- Fully TTL Compatible Input and Output
- Skinny 22-pin Plastic Dip (300 mil) and 22-pin Chip Carrier

HM6787P Series




(DP-22NB)

## ■ ORDERING INFORMATION


Type No.	Access Time	Package
HM6787P-25	25ns	300 mil 22 pin Plastic DIP
HM6787P-30	30ns	

## ■ BLOCK DIAGRAM



## ■ PIN ARRANGEMENT

### ● HM6787P Series



(Top View)

## ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage to $V_{SS}$ Pin	$V_T$	-0.5 to +7.0	V
Power Dissipation	$P_T$	1.0	W
Operating Temperature Range	$T_{Opr}$	0 to +70	$^{\circ}$ C
Storage Temperature Range	$T_{stg}$	-55 to +125	$^{\circ}$ C





■ TRUTH TABLE

$\overline{CS}$	$\overline{WE}$	Mode	$V_{CC}$ Current	Output Pin
H	X	Not Selected	$I_{SB}, I_{SB1}$	High Z
L	H	Read	$I_{CC}$	Dout
L	L	Write	$I_{CC}$	High Z

■ RECOMMENDED DC OPERATING CONDITIONS ( $0^{\circ}C \leq T_a \leq 70^{\circ}C$ )

Item	Symbol	min.	typ.	max.	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input High Voltage	$V_{IH}$	2.2	-	6.0	V
Input Low Voltage	$V_{IL}$	-0.5*1	-	0.8	V



Note) \*1. -3.0V for pulse width  $\leq 20$ ns.

■ DC AND OPERATING CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ ,  $T_a = 0^{\circ}C$  to  $+70^{\circ}C$ )

Item	Symbol	Test Conditions	min.	typ.	max.	Unit
Input Leakage Current	$ I_{LI} $	$V_{CC} = 5.5V, V_{IN} = V_{SS}$ to $V_{CC}$	-	-	2	$\mu A$
Output Leakage Current	$ I_{LO} $	$\overline{CS} = V_{IH}, V_{OUT} = V_{SS}$ to $V_{CC}$	-	-	2	$\mu A$
Operating Power Supply Current	$I_{CC}$	$\overline{CS} = V_{IL}, I_{OUT} = 0mA$	-	-	100	mA
Standby Power Supply Current	$I_{SB}$	$\overline{CS} = V_{IH}$	-	-	40	mA
	$I_{SB1}$	$\overline{CS} \geq V_{CC} - 0.2V$ $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$	-	-	20	mA
Output Low Voltage	$V_{OL}$	$I_{OL} = 16mA$	-	-	0.5	V
Output High Voltage	$V_{OH}$	$I_{OH} = -4mA$	2.4	-	-	V

■ AC TEST CONDITIONS

Input pulse levels:  $V_{SS}$  to 3.0V  
 Input rise and fall times: 4ns  
 Input timing reference levels: 1.5V  
 Output reference levels: 1.5V  
 Output load: See Figure



\* Including scope and jig.



## ■ CAPACITANCE ( $T_a = 25^\circ\text{C}$ , $f = 1.0\text{MHz}$ )

Item	Symbol	max	Unit	Conditions
Input Capacitance	$C_{IN}$	5.0	pF	$V_{IN} = 0\text{V}$
Output Capacitance	$C_{OUT}$	7.0	pF	$V_{OUT} = 0\text{V}$

Note) This parameter is sampled and not 100% tested.

## ■ AC CHARACTERISTICS ( $V_{CC} = 5\text{V} \pm 10\%$ , $T_a = 0^\circ\text{C}$ to $70^\circ\text{C}$ , unless otherwise noted.)

### ● READ CYCLE

Item	Symbol	HM6787-25		HM6787-30		Unit	Notes
		min	max	min	max		
Read Cycle Time	$t_{RC}$	25	–	30	–	ns	
Address Access Time	$t_{AA}$	–	25	–	30	ns	
Chip Select Access Time	$t_{ACS}$	–	25	–	30	ns	
Output Hold from Address Change	$t_{OH}$	5	–	5	–	ns	
Chip Selection to Output in Low Z	$t_{LZ}$	5	–	5	–	ns	1, 2
Chip Deselection to Output in High Z	$t_{HZ}$	0	15	0	15	ns	1, 2
Chip Selection to Power Up Time	$t_{PU}$	0	–	0	–	ns	2
Chip Deselection to Power Down Time	$t_{PD}$	–	25	–	30	ns	2
Input Voltage Rise/Fall Time	$t_T$	–	150	–	150	ns	3

- Notes) 1. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Load B.  
 2. This parameter is sampled and not 100% tested.  
 3. If  $t_T$  becomes more than 150ns, there is possibility of function fail.  
 Please contact your nearest Hitachi's Sale Dept. regarding specification.


### ● WRITE CYCLE

Item	Symbol	HM6787-25		HM6787-30		Unit	Notes
		min.	max.	min.	max.		
Write Cycle Time	$t_{WC}$	25	–	30	–	ns	2
Chip Selection to End of Write	$t_{CW}$	20	–	25	–	ns	
Address Valid to End of Write	$t_{AW}$	20	–	25	–	ns	
Address Setup Time	$t_{AS}$	0	–	0	–	ns	
Write Pulse Width	$t_{WP}$	20	–	25	–	ns	
Write Recovery Time	$t_{WR}$	5	–	5	–	ns	
Data Valid to End of Write	$t_{DW}$	20	–	25	–	ns	
Data Hold Time	$t_{DH}$	0	–	0	–	ns	
Write Enable to Output in High Z	$t_{WZ}$	0	15	0	15	ns	3, 4
Output Active from End of Write	$t_{OW}$	0	–	0	–	ns	3, 4


- Note: 1. If  $\overline{\text{CS}}$  goes high simultaneously with  $\overline{\text{WE}}$  high, the output remains in a high impedance state.  
 2. All Write Cycle timings are referenced from the last valid address to the first transitioning address.  
 3. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Load B.  
 4. This parameter is sampled and not 100% tested.



● TIMING WAVEFORM OF READ CYCLE NO. 1<sup>1), 2)</sup>




● TIMING WAVEFORM OF READ CYCLE NO. 2<sup>1), 3)</sup>



- Note: 1.  $\overline{WE}$  is high and  $\overline{CS}$  is low for READ cycle.  
 2. Addresses valid prior to or coincident with  $\overline{CS}$  transition low.  
 3. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Load B.




● TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$  CONTROLLED)



Note: 1. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Load B.

● TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CS}$  CONTROLLED)



Note: 1. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Load B.



# HM6787H Series

Maintenance Only

Refer to HM6787HA Series

65536-word x 1-bit High Speed Hi-BiCMOS Static RAM


## Features

- Super Fast Access Time: 15ns/20ns (max.)
- Low Power Dissipation (DC):  
Operating 210mW (typ)
- +5V Single Supply
- Completely Static Memory  
No Clock or Timing Strobe Required
- Balanced Read and Write Cycle Time
- Fully TTL Compatible Input and Output



## Ordering Information

Type No.	Access Time	Package
HM6787HP-15	15ns	300 mil 22 pin
HM6787HP-20	20ns	Plastic DIP
HM6787HJP-15	15ns	300 mil 24 pin
HM6787HJP-20	20ns	Plastic SOJ


## Block Diagram



## Pin Arrangement



## HM6787HP Series



(DP-22NB)

## HM6787HJP Series



(CP-24D)

Note) The specifications of this device are subject to change without notice. Please contact Hitachi's Sales Dept. regarding specifications.



**Absolute Maximum Ratings**

Item	Symbol	Rating	Unit
Terminal Voltage to $V_{SS}$ Pin	$V_T$	-0.5 to +7.0	V
Power Dissipation	$P_T$	1.0	W
Operating Temperature Range	$T_{opr}$	0 to +70	°C
Storage Temperature Range	$T_{sig}$	-55 to +125	°C
Temperature under Bias	$T_{bias}$	-10 to +85	°C

**Function Table**

$\overline{CS}$	$\overline{WE}$	Mode	$V_{CC}$ Current	Output Pin
H	X	Not Selected	$I_{SB}, I_{SB1}$	High Z
L	H	Read	$I_{CC}, I_{CC1}$	Dout
L	L	Write	$I_{CC}, I_{CC1}$	High Z

**Recommended DC Operating Conditions** ( $0^\circ\text{C} \leq T_a \leq 70^\circ\text{C}$ )

Item	Symbol	min.	typ.	max.	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input High Voltage	$V_{IH}$	2.2	-	6.0	V
Input Low Voltage	$V_{IL}$	-0.5*1	-	0.8	V

Note) \*1. -3.0V for pulse width  $\leq 10\text{ns}$ .


**DC and Operating Characteristics** ( $V_{CC} = 5\text{V} \pm 10\%$ ,  $T_a = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ )

Item	Symbol	min.	typ.	max.	Unit	Test Conditions
Input Leakage Current	$ I_{LI} $	-	-	2	$\mu\text{A}$	$V_{CC} = 5.5\text{V}, V_{IN} = V_{SS}$ to $V_{CC}$
Output Leakage Current	$ I_{LO} $	-	-	10	$\mu\text{A}$	$\overline{CS} = V_{IH}, V_{OUT} = V_{SS}$ to $V_{CC}$
Operating Power Supply Current	$I_{CC}$	-	-	100	mA	$\overline{CS} = V_{IL}, I_{OUT} = 0\text{mA}$
Average Operating Current	$I_{CC1}$	-	-	120	mA	Min. Cycle, Duty: 100% $I_{OUT} = 0\text{mA}$
	$I_{SB}$	-	-	30	mA	$\overline{CS} = V_{IH}$
Standby Power Supply Current	$I_{SB1}$	-	-	10	mA	$\overline{CS} \geq V_{CC} - 0.2\text{V}$
		-	-	-	-	$V_{IN} \leq 0.2\text{V}$ or $V_{IN} \geq V_{CC} - 0.2\text{V}$
Output Low Voltage	$V_{OL}$	-	-	0.4	V	$I_{OL} = 8\text{mA}$
Output High Voltage	$V_{OH}$	2.4	-	-	V	$I_{OH} = -4\text{mA}$



**AC Test Conditions**

Input pulse levels:  $V_{SS}$  to 3.0V  
 Input rise and fall times: 4ns  
 Input timing reference levels: 1.5V  
 Output reference levels: 1.5V  
 Output load: See Figure



**Capacitance** ( $T_a = 25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$ )

Item	Symbol	max.	Unit	Conditions
Input Capacitance	$C_{IN}$	6.0	pF	$V_{IN} = 0\text{V}$
Output Capacitance	$C_{OUT}$	10.0	pF	$V_{OUT} = 0\text{V}$

Note) This parameter is sampled and not 100% tested.

**AC Characteristics** ( $V_{CC} = 5\text{V} \pm 10\%$ ,  $T_a = 0^\circ\text{C}$  to  $70^\circ\text{C}$ , unless otherwise noted.)

**Read Cycle**

Item	Symbol	HM6787H-15		HM6787H-20		Unit	Notes
		min.	max.	min.	max.		
Read Cycle Time	$t_{RC}$	15	—	20	—	ns	
Address Access Time	$t_{AA}$	—	15	—	20	ns	
Chip Select Access Time	$t_{ACS}$	—	15	—	20	ns	
Output Hold from Address Change	$t_{OH}$	3	—	3	—	ns	
Chip Selection to Output in Low Z	$t_{LZ}$	3	—	3	—	ns	1, 2
Chip Deselection to Output in High Z	$t_{HZ}$	0	6	0	8	ns	1, 2

Note: 1. This parameter is sampled and 100% tested.  
 2. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Load B.


**Write Cycle**

Item	Symbol	HM6787H-15		HM6787H-20		Unit	Notes
		min.	max.	min.	max.		
Write Cycle Time	$t_{WC}$	15	—	20	—	ns	2
Chip Selection to End of Write	$t_{CW}$	10	—	15	—	ns	
Address Valid to End of Write	$t_{AW}$	10	—	15	—	ns	
Address Setup Time	$t_{AS}$	0	—	0	—	ns	
Write Pulse Width	$t_{WP}$	10	—	15	—	ns	
Write Recovery Time	$t_{WR}$	3	—	3	—	ns	
Data Valid to End of Write	$t_{DW}$	12	—	15	—	ns	
Data Hold Time	$t_{DH}$	0	—	0	—	ns	
Write Enable to Output in High Z	$t_{WZ}$	0	6	0	8	ns	3, 4
Output Active from End of Write	$t_{OW}$	0	—	0	—	ns	3, 4


Note: 1. If  $\overline{\text{CS}}$  goes high simultaneously with  $\overline{\text{WE}}$  high, the output remains in a high impedance state.  
 2. All Write Cycle timings are referenced from the last valid address to the first transitioning address.  
 3. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Load B.  
 4. This parameter is sampled and not 100% tested.



Timing Waveform of Read Cycle No. 1<sup>1), 2)</sup>



Timing Waveform of Read Cycle No. 2<sup>1), 3)</sup>




- Note: 1.  $\overline{WE}$  is high and  $\overline{CS}$  is low for READ cycle.  
 2. Addresses valid prior to or coincident with  $\overline{CS}$  transition low.  
 3. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Load B.

2






Timing Waveform of Write Cycle No. 1 ( $\overline{WE}$  Controlled)



Note: 1. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Load B.

Timing Waveform of Write Cycle No. 2 ( $\overline{CS}$  Controlled)



Note: 1. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Load B.



# HM6787HA Series

## 65,536-Word x 1-Bit High Speed Static Random Access Memory

### FEATURES

- 65,536-Words x 1 bit organization
- 1.3  $\mu\text{m}$  Hi-BiCMOS process
- Super fast
  - Access time 12/15/20 ns (max.)
- Low power dissipation
  - (DC) operating: 300mW (typ)
- +5V single supply
- Completely static memory
  - No clock or timing strobe required
- Fully TTL compatible input and output


### ORDERING INFORMATION

Type No.	Cycle Time	Package
HM6787HAP-12	12 ns	300-mil, 22 pin Plastic DIP (DP-22NB)
HM6787HAP-15	15 ns	
HM6787HAP-20	20 ns	
HM6787HAJP-12	12 ns	300-mil, 24 pin Plastic SOJ (CP-24D)
HM6787HAJP-15	15 ns	
HM6787HAJP-20	20 ns	


### PIN DESCRIPTION

Pin Name	Function
A0-A15	Address Input
D <sub>in</sub>	Data Input
D <sub>out</sub>	Data Output
$\overline{\text{WE}}$	Write Enable
$\overline{\text{CS}}$	Chip Select
V <sub>SS</sub>	Ground
V <sub>CC</sub>	Supply Voltage


### PACKAGE OUTLINE



### PIN ARRANGEMENT



■ BLOCK DIAGRAM



■ TRUTH TABLE

Input		Output	Mode	VCC Current
CS	WE			
H	X	High Z	Not Selected	ISB, ISB1
L	H	Dout	Read	ICC, ICC1
L	L	High Z	Write	ICC, ICC1

■ ABSOLUTE MAXIMUM RATING

Item	Symbol	Rating	Unit
Terminal Voltage to VSS Pin	V <sub>T</sub>	-0.5 to +7.0	V
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature Range	T <sub>opr</sub>	0 to +70	°C
Storage Temperature Range (with bias)	T <sub>stg</sub> (bias)	-10 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +125	°C

■ RECOMMENDED DC OPERATING CONDITIONS (0°C ≤ T<sub>a</sub> ≤ 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0.0	0.0	0.0	V
Input High Voltage	V <sub>IH</sub>	2.2	—	6.0	V
Input Low Voltage	V <sub>IL</sub>	-3.0 <sup>1</sup>	—	0.8	V

Notes 1. Pulse width 10 ns, DC: -0.5V



■ DC AND OPERATING CHARACTERISTICS (VCC = 5.0V ± 10%, VSS = 0V, Ta = 0 to +70°C)

Item	Symbol	Test Conditions	Min	Typ	Max	Unit
Input Leakage Current	ILI	VCC = 5.5V, VIN = 0V to VCC	—	—	2	μA
Output Leakage Current	ILO	CS = VIH, VOUT = 0V to VCC	—	—	10	μA
Operating Power Supply Current	ICC	CS = VIL, IOUT = 0 mA	—	—	100	mA
Average Operating Current	ICC1	Min. Cycle Duty: 100%, IOUT = 0 mA	—	—	120	mA
Standby Power Supply Current	ISB	CS = VIH, VIN = VIH or VIL	—	—	30	mA
	ISB1	CS ≥ VCC - 0.2V, VIN ≤ 0.2V or VIN ≥ VCC - 0.2V	—	—	10	mA
Output Low Voltage	VOL	IOL = 8 mA	—	—	0.4	V
Output High Voltage	VOH	IOH = -4 mA	2.4	—	—	V

■ AC CHARACTERISTICS (VCC = 5V ± 10%, Ta = 0°C to +70°C)

• Read Cycle

Item	Symbol	HM6787HA-12		HM6787HA-15		HM6787HA-20		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	tRC	12	—	15	—	20	—	ns
Address Access Time	tAA	—	12	—	15	—	20	ns
Chip Select Access Time	tACS	—	12	—	15	—	20	ns
Output Hold from Address Change	tOH	4	—	4	—	4	—	ns
Chip Selection to Output in Low Z	tLZ <sup>1, 2</sup>	3	—	5	—	5	—	ns
Chip Deselection to Output in High Z	tHZ <sup>1, 2</sup>	0	6	0	6	0	8	ns

Notes 1. This parameter is sampled and not 100% tested.

2. Transition is measured ±200mV from steady state voltage with specified loading in Load (B).

• Write Cycle

Item	Symbol	HM6787HA-12		HM6787HA-15		HM6787HA-20		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	tWC <sup>1</sup>	12	—	15	—	20	—	ns
Chip Selection to End of Write	tCW	8	—	10	—	13	—	ns
Address Valid to End of Write	tAW	8	—	10	—	13	—	ns
Address Setup Time	tAS	0	—	0	—	0	—	ns
Write Pulse Width	tWP	8	—	10	—	13	—	ns
Write Recovery Time (WE)	tWR	0.5	—	0.5	—	0.5	—	ns
Write Recovery Time (CS)	tWR1	1	—	1	—	1	—	ns
Data Valid to End of Write	tDW	7	—	8	—	10	—	ns
Data Hold Time	tDH	0	—	0	—	0	—	ns
Write Enable to Output in High Z	tWZ <sup>2, 3</sup>	0	6	0	6	0	8	ns
Output Active from End of Write	tOW <sup>2, 3</sup>	3	—	3	—	3	—	ns

Notes 1. All Write Cycle timings are referenced from the last valid address to the first transitioning address

2. This parameter is sampled and not 100% tested.

3. Transition is measured ±200mV from steady state voltage with specified loading in Load (B).

4. If CS goes high simultaneously with WE high, the output remains in a high impedance state.

• Capacitance (Ta = 25°C, f = 1 MHz)


Item	Symbol	Max	Unit	Test Condition
Input Capacitance	Cin <sup>1</sup>	6	pF	VIN = 0V
Output Capacitance	COU <sup>1</sup>	10	pF	VOUT = 0V

Notes 1. This parameter is sampled and not 100% tested.




**■ AC TEST CONDITIONS**

- Input pulse levels: VSS to 3.0V
- Input timing reference levels: 1.5V
- Output load: See figure
- Input rise and fall times: 4ns
- Output reference levels: 1.5V




**■ TIMING WAVEFORMS**

- Read Cycle -1<sup>1</sup>, 2



- Notes
1.  $\overline{WE}$  is high and  $\overline{CS}$  is low for read cycle.
  2. Addresses valid prior to or coincident with  $\overline{CS}$  transition low.

- Read Cycle -2<sup>1</sup>, 2, 3




- Notes
1.  $\overline{WE}$  is high and  $\overline{CS}$  is low for read cycle.
  2. Address valid prior to or coincident with  $\overline{CS}$  transition low.
  3. Transition is measured  $\pm 200$  mV from steady state voltage with specified loading in Load (B).




■ TIMING WAVEFORMS

• Write Cycle -1<sup>1</sup> ( $\overline{WE}$  Controlled)



**NOTE:** 1. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Load B.

• Write Cycle -2<sup>1</sup> ( $\overline{CS}$  Controlled)



**NOTE:** 1. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Load B.



# HM62256 Series

## 32768-word x 8-bit High Speed CMOS Static RAM

### FEATURES

- High Speed: Fast Access Time 85/100/120/150ns (max.)
- Low Power Standby and Low Power Operation;  
Standby: 200 $\mu$ W (typ)/10 $\mu$ W (typ) (L-version),  
Operation: 40mW (typ.) (f = 1MHz)
- Single 5V Supply
- Completely Static RAM: No clock or Timing Strobe Required
- Equal Access and Cycle Time
- Common Data Input and Output, Three-state Output
- Directly TTL Compatible: All Input and Output
- Capability of Battery Back Up Operation (L-/L-SL version)


### ORDERING INFORMATION

Type No.	Access Time	Package
HM62256P-8	85ns	600 mil 28 pin Plastic DIP
HM62256P-10	100ns	
HM62256P-12	120ns	
HM62256P-15	150ns	
HM62256LP-8	85ns	
HM62256LP-10	100ns	
HM62256LP-12	120ns	
HM62256LP-15	150ns	
HM62256LP-10SL	100ns	
HM62256LP-12SL	120ns	
HM62256LP-15SL	150ns	28 pin Plastic SOP
HM62256FP-8T	85ns	
HM62256FP-10T	100ns	
HM62256FP-12T	120ns	
HM62256FP-15T	150ns	
HM62256LFP-8T	85ns	
HM62256LFP-10T	100ns	
HM62256LFP-12T	120ns	
HM62256LFP-15T	150ns	
HM62256LFP-10SLT	100ns	
HM62256LFP-12SLT	120ns	
HM62256LFP-15SLT	150ns	


### ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on any pin with relative to $V_{SS}$	$V_T$	-0.5*1 to +7.0	V
Power Dissipation	$P_T$	1.0	W
Operating Temperature	$T_{opr}$	0 to +70	°C
Storage Temperature	$T_{stg}$	-55 to +125	°C
Temperature Under Bias	$T_{bias}$	-10 to +85	°C


Note) \*1. -3.0V for pulse width  $\leq$  50ns



### PIN ARRANGEMENT



■ BLOCK DIAGRAM



■ TRUTH TABLE

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Mode	$V_{CC}$ Current	I/O Pin	Reference Cycle
H	X	X	Not Selected	$I_{SB}, I_{SB1}$	High Z	—
L	L	H	Read	$I_{CC}$	Dout	Read Cycle No. 1~3
L	H	L	Write	$I_{CC}$	Din	Write Cycle No. 1
L	L	L	Write	$I_{CC}$	Din	Write Cycle No. 2

X means H or L

■ RECOMMENDED DC OPERATING CONDITIONS ( $T_a = 0$  to  $+70^\circ\text{C}$ )

Item	Symbol	min.	typ.	max.	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input Voltage	$V_{IH}$	2.2	—	6.0	V
	$V_{IL}$	$-0.5^{*1}$	—	0.8	V

Note) \*1.  $-3.0\text{V}$  for pulse width  $\leq 50\text{ns}$

■ DC AND OPERATING CHARACTERISTICS ( $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ ,  $T_a = 0$  to  $+70^\circ\text{C}$ )

Item	Symbol	Test Condition	min	typ*1	max	Unit	
Input Leakage Current	$ I_{LI} $	$V_{IN} = V_{SS}$ to $V_{CC}$	—	—	2	$\mu\text{A}$	
Output Leakage Current	$ I_{LO} $	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ , $V_{I/O} = V_{SS}$ to $V_{CC}$	—	—	2	$\mu\text{A}$	
Operating Power Supply Current	$I_{CC}$	$\overline{CS} = V_{IL}$ , $I_{I/O} = 0\text{mA}$	—	8	15	mA	
Average Operating Power Supply Current	$I_{CC1}$	Min. Cycle, duty=100%, $\overline{CS} = V_{IL}$ , $I_{I/O} = 0\text{mA}$	HM62256-8	—	50	70	mA
			HM62256-10	—	40	70	
			HM62256-12	—	35	70	
			HM62256-15	—	33	70	
Standby Power Supply Current	$I_{CC2}$	$\overline{CS} = V_{IL}$ , $V_{IH} = V_{CC}$ , $V_{IL} = 0\text{V}$ , $I_{I/O} = 0\text{mA}$ , $f = 1\text{MHz}$	—	8	15	mA	
			$I_{SB}$	$\overline{CS} = V_{IH}$	—		0.5
	$I_{SB1}$	$\overline{CS} \geq V_{CC} - 0.2\text{V}$ , $0\text{V} \leq V_{IN}$	—	0.04	2	mA	
			—	2*2	100*2		$\mu\text{A}$
—	2*3	50*3					
Output Voltage	$V_{OL}$	$I_{OL} = 2.1\text{mA}$	—	—	0.4	V	
	$V_{OH}$	$I_{OH} = -1.0\text{mA}$	2.4	—	—	V	

Notes) \*1. Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $T_a = 25^\circ\text{C}$  and specified loading.

\*2. This characteristics is guaranteed only for L-version.

\*3. This characteristics is guaranteed only for L-SL version.





■ CAPACITANCE ( $T_a=25^\circ\text{C}, f=1\text{MHz}$ )

Item	Symbol	Test Condition	typ.	max.	Unit
Input Capacitance	$C_{in}$	$V_{in}=0\text{V}$	-	6	pF
Input/Output Capacitance	$C_{I/O}$	$V_{I/O}=0\text{V}$	-	8	pF

Note) This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS ( $V_{CC}=5\text{V}\pm 10\%, T_a=0$  to  $+70^\circ\text{C}$  unless otherwise noted)


● AC Test Conditions

- Input pulse levels: 0.8V to 2.4V
- Input and Output timing reference levels: 1.5V
- Input rise and fall times: 5ns
- Output load: 1TTL Gate and  $C_L$  (100pF)  
(Including scope and jig)


● Read Cycle

Item	Symbol	HM62256-8		HM62256-10		HM62256-12		HM62256-15		Unit
		min.	max.	min.	max.	min.	max.	min.	max.	
Read Cycle Time	$t_{RC}$	85	-	100	-	120	-	150	-	ns
Address Access Time	$t_{AA}$	-	85	-	100	-	120	-	150	ns
Chip Select Access Time	$t_{ACS}$	-	85	-	100	-	120	-	150	ns
Output Enable to Output Valid	$t_{OE}$	-	45	-	50	-	60	-	70	ns
Output Hold from Address Change	$t_{OH}$	5	-	10	-	10	-	10	-	ns
Chip Selection to Output in Low Z	$t_{CLZ}$	10	-	10	-	10	-	10	-	ns
Output Enable to Output in Low Z	$t_{OLZ}$	5	-	5	-	5	-	5	-	ns
Chip Deselection to Output in High Z	$t_{CHZ}$	0	30	0	35	0	40	0	50	ns
Output Disable to Output in High Z	$t_{OHZ}$	0	30	0	35	0	40	0	50	ns


● Timing Waveform of Read Cycle No. 1<sup>[1]</sup>



● Timing Waveform of Read Cycle No. 2<sup>[1][2][4]</sup>



• Timing Waveform of Read Cycle No. 3<sup>[1][3][4]</sup>




- Notes) 1. WE is High for Read Cycle.  
 2. Device is continuously selected, CS = V<sub>IL</sub>.  
 3. Address Valid prior to or coincident with CS transition Low.  
 4. OE = V<sub>IL</sub>.

• Write Cycle


Item	Symbol	HM62256-8		HM62256-10		HM62256-12		HM62256-15		Unit
		min.	max.	min.	max.	min.	max.	min.	max.	
Write Cycle Time	<i>t<sub>WC</sub></i>	85	–	100	–	120	–	150	–	ns
Chip Selection to End of Write	<i>t<sub>CW</sub></i>	75	–	80	–	85	–	100	–	ns
Address Valid to End of Write	<i>t<sub>AW</sub></i>	75	–	80	–	85	–	100	–	ns
Address Set Up Time	<i>t<sub>AS</sub></i>	0	–	0	–	0	–	0	–	ns
Write Pulse Width	<i>t<sub>WP</sub></i>	60	–	60	–	70	–	90	–	ns
Write Recovery Time	<i>t<sub>WR</sub></i>	10	–	0	–	0	–	0	–	ns
Write to Output in High Z	<i>t<sub>WHZ</sub></i>	0	30	0	35	0	40	0	50	ns
Data to Write Time Overlap	<i>t<sub>DW</sub></i>	40	–	40	–	50	–	60	–	ns
Data Hold from Write Time	<i>t<sub>DH</sub></i>	0	–	0	–	0	–	0	–	ns
Output Disable to Output in High Z	<i>t<sub>OHZ</sub></i>	0	30	0	35	0	40	0	50	ns
Output Active from End of Write	<i>t<sub>OW</sub></i>	5	–	5	–	5	–	5	–	ns

• Timing Waveform of Write Cycle No. 1 (OE Clock)



2

● Timing Waveform of Write Cycle No. 2<sup>(6)</sup> ( $\overline{OE}$  Low Fixed)



- Notes: 1. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .  
 2.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.  
 3. During this period, I/O pins are in the output state. The input signals out of phase must not be applied.  
 4. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  low transition, outputs remain in a high impedance state.  
 5.  $\overline{OE}$  is continuously low. ( $\overline{OE} = V_{IL}$ )  
 6. Dout is in the same phase of written data of this write cycle.  
 7. Dout is the read data of next address.  
 8. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. The input signals out of phase must not be applied to I/O Pins.


■ LOW  $V_{CC}$  DATA RETENTION CHARACTERISTICS ( $T_a = 0$  to  $+70^\circ\text{C}$ )

(This characteristics is guaranteed only for L-and L-SL version)

Item	Symbol	Test Conditions	min.	typ.	max.	Unit
$V_{CC}$ for Date Retention	$V_{DR}$	$\overline{CS} \geq V_{CC} - 0.2\text{V}$	2.0	-	-	V
Data Retention Current	$I_{CCDR}$	$V_{CC} = 3.0\text{V}, \overline{CS} \geq 2.8\text{V}$ $0\text{V} \leq V_{in}$	-	-	50* <sup>2</sup> 10* <sup>3</sup>	$\mu\text{A}$
Chip Deselect to Data Retention Time	$t_{CDR}$	See Retention Waveform	0	-	-	ns
Operation Recovery Time	$t_R$		$t_{RC}$ * <sup>1</sup>	-	-	ns

- Note) \*1.  $t_{RC}$  = Read Cycle Time  
 \*2. This characteristic is guaranteed only for L-version, 20 $\mu\text{A}$  max. at  $T_a = 0$  to  $40^\circ\text{C}$ .  
 \*3. This characteristic is guaranteed only for L-SL version, 3 $\mu\text{A}$  max. at  $T_a = 0$  to  $40^\circ\text{C}$ .


● Low  $V_{CC}$  Data Retention Waveform




- Note) In Data Retention Mode,  $\overline{CS}$  controls the Address,  $\overline{WE}$ ,  $\overline{OE}$ , and Din Buffers.  $V_{in}$  for these inputs can be in high impedance state in data retention mode.




**SUPPLY CURRENT vs. SUPPLY VOLTAGE (1)**




**SUPPLY CURRENT vs. AMBIENT TEMPERATURE (1)**




**SUPPLY CURRENT vs. SUPPLY VOLTAGE (2)**




**SUPPLY CURRENT vs. AMBIENT TEMPERATURE (2)**



**SUPPLY CURRENT vs. SUPPLY VOLTAGE (3)**




**SUPPLY CURRENT vs. AMBIENT TEMPERATURE (3)**




2


ACCESS TIME vs. SUPPLY VOLTAGE




ACCESS TIME vs. AMBIENT TEMPERATURE




STANDBY CURRENT vs. SUPPLY VOLTAGE




STANDBY CURRENT vs. AMBIENT TEMPERATURE




SUPPLY CURRENT vs. FREQUENCY (READ)




SUPPLY CURRENT vs. FREQUENCY (WRITE)




**INPUT LOW VOLTAGE vs. SUPPLY VOLTAGE**




**INPUT HIGH VOLTAGE vs. SUPPLY VOLTAGE**




**OUTPUT CURRENT vs. OUTPUT VOLTAGE**



**OUTPUT CURRENT vs. OUTPUT VOLTAGE**



**ACCESS TIME vs. LOAD CAPACITANCE**



2



# HM62256A Series

Preliminary

## 32,768-Word x 8-Bit High Speed CMOS Static RAM

### DESCRIPTION


The Hitachi HM62256A is a CMOS static RAM organized 32k-word x 8-bit. It realizes higher performance and low power consumption by employing 0.8  $\mu\text{m}$  HI-CMOS process technology. The device, packaged in a 8 x 14 mm TSOP with thickness of 1.2 mm, 450-mil SOP (foot print pitch width), 600-mil plastic DIP, or 300-mil plastic DIP, is available for high density mounting. TSOP package is suitable for cards, and reverse type TSOP is also provided. It offers power standby power dissipation; therefore, it is suitable for battery back up system.

### FEATURES

- High speed:  
Fast access time 85/100/120/150 ns (max.)
- Low power  
Standby: 10  $\mu\text{W}$  (typ.) (L/L-SL version)  
Operation: 40 mW (typ.) (f = 1 MHz)
- Single 5V supply
- Completely static memory  
No clock or timing strobe required
- Equal access and cycle times
- Common data input and output: Three state output
- Directly TTL compatible: All inputs and outputs
- Capability of battery back up operation

### ORDERING INFORMATION

Type No.	Access Time	Package
HM62256AP-8	85 ns	600-mil 28-Pin Plastic DIP (DP-26)
HM62256AP-10	100 ns	
HM62256AP-12	120 ns	
HM62256AP-15	150 ns	
HM62256ALP-8	85 ns	
HM62256ALP-10	100 ns	300-mil 28-Pin Plastic DIP (DP-28NA)
HM62256ALP-12	120 ns	
HM62256ALP-15	150 ns	
HM62256ALP-8SL	85 ns	
HM62256ALP-10SL	100 ns	
HM62256ALP-12SL	120 ns	450-mil 28-Pin Plastic SOP (FP-28DA)
HM62256ALP-15SL	150 ns	
HM62256AFP-8T	85 ns	
HM62256AFP-10T	100 ns	
HM62256AFP-12T	120 ns	
HM62256AFP-15T	150 ns	450-mil 28-Pin Plastic SOP (FP-28DA)
HM62256ALFP-8T	85 ns	
HM62256ALFP-10T	100 ns	
HM62256ALFP-12SLT	120 ns	
HM62256ALFP-15SLT	150 ns	






### TSOP SERIES

Type No.	Access Time	Package
HM62256ALT-8	85 ns	8 mm x 14 mm 32-Pin TSOP (Normal Type) (TFP-32DA)
HM62256ALT-10	100 ns	
HM62256ALT-12	120 ns	
HM62256ALT-15	150 ns	
HM62256ALT-8SL	85 ns	8 mm x 14 mm 32-Pin TSOP (Reverse Type) (TFP-32DAR)
HM62256ALT-10SL	100 ns	
HM62256ALT-12SL	120 ns	
HM62256ALT-15SL	150 ns	
HM62256ALR-8	85 ns	8 mm x 14 mm 32-Pin TSOP (Reverse Type) (TFP-32DAR)
HM62256ALR-10	100 ns	
HM62256ALR-12	120 ns	
HM62256ALR-15	150 ns	
HM62256ALR-8SL	85 ns	8 mm x 14 mm 32-Pin TSOP (Reverse Type) (TFP-32DAR)
HM62256ALR-10SL	100 ns	
HM62256ALR-12SL	120 ns	
HM62256ALR-15SL	150 ns	



■ PIN ARRANGEMENT




■ PIN DESCRIPTION

Symbol	Function
A <sub>0</sub> -A <sub>14</sub>	Address
I/O <sub>0</sub> -I/O <sub>7</sub>	Input/Output
$\overline{CS}$	Chip Select
$\overline{WE}$	Write Enable
$\overline{OE}$	Output Enable
NC	No Connection
V <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground



■ BLOCK DIAGRAM



■ FUNCTION TABLE

$\overline{WE}$	$\overline{CS}$	$\overline{OE}$	Mode	V <sub>CC</sub> Current	I/O Pin	Ref. Cycle
X	H	X	Not Selected	I <sub>SS</sub> , I <sub>SS1</sub>	High-Z	—
H	L	H	Output Disable	I <sub>CC</sub>	High-Z	—
H	L	L	Read	I <sub>CC</sub>	D <sub>out</sub>	Read Cycle
L	L	H	Write	I <sub>CC</sub>	D <sub>in</sub>	Write Cycle (1)
L	L	L	Write	I <sub>CC</sub>	D <sub>in</sub>	Write Cycle (2)

Note: X: H or L

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>T</sub>	-0.5*1 to +7.0	V
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	-55 to +125	°C
Storage Temperature Under Bias	T <sub>bias</sub>	-10 to +85	°C

Note: 1. V<sub>T</sub> min = -3.0 V for pulse half-width ≤ 50 ns

■ RECOMMENDED DC OPERATION CONDITIONS (T<sub>a</sub> = 0 to +70°C)

Item	Symbol	Min.	Typ	Max.	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	V
Input High (Logic 1) Voltage	V <sub>IH</sub>	2.2	—	5.0	V
Input Low (Logic 0) Voltage	V <sub>IL</sub>	-0.5*1	—	0.8	V

Note: 1. V<sub>IL</sub> min = -3.0 V for pulse half-width ≤ 50 ns

■ DC CHARACTERISTICS (T<sub>a</sub> = 0 to +70°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V)

Item	Symbol	Min.	Typ <sup>1</sup>	Max.	Unit	Test Conditions
Input Leakage Current	I <sub>LI</sub>	—	—	1	μA	V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Output Leakage Current	I <sub>LO</sub>	—	—	1	μA	$\overline{CS} = V_{SS}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ , V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Operating V <sub>CC</sub> Current	I <sub>CC</sub>	—	8	15	mA	$\overline{CS} = V_{IL}$ , Others = V <sub>IH</sub> /V <sub>IL</sub> , I <sub>out</sub> = 0 mA
	I <sub>CC1</sub>	—	40	70	mA	Min Cycle, Duty = 100%, I <sub>I/O</sub> = 0 mA, $\overline{CS} = V_{IL}$ , Others = V <sub>IH</sub> /V <sub>IL</sub>
	I <sub>CC2</sub>	—	8	15	mA	Cycle Time = 1μs, I <sub>I/O</sub> = 0 mA, $\overline{CS} = V_{IL}$ , V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IL</sub> = 0
Standby V <sub>CC</sub> Current	I <sub>SS</sub>	—	0.5	3	mA	$\overline{CS} = V_{IH}$
		—	0.02	2	mA	V <sub>in</sub> ≥ 0V, $\overline{CS} \geq V_{CC} - 0.2V$
	I <sub>SS1</sub>	—	1*2	100*2	μA	
		—	1*3	50*3	μA	
Output Low Voltage	V <sub>OL</sub>	—	—	0.4	V	I <sub>OL</sub> = 2.1 mA
Output High Voltage	V <sub>OH</sub>	2.4	—	—	V	I <sub>OH</sub> = -1.0 mA

Notes: 1. Typical values are at V<sub>CC</sub> = 3.0V, T<sub>a</sub> = +25°C and specified loading.

2. This characteristics is guaranteed only for L-version.

3. This characteristics is guaranteed only for L-SL version.



■ CAPACITANCE ( $T_a = 25^\circ\text{C}$ ,  $f = 1 \text{ MHz}$ )\*1

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Input Capacitance	$C_{in}$	—	—	6	pF	$V_{in} = 0V$
Input/Output Capacitance	$C_{I/O}$	—	—	8	pF	$V_{I/O} = 0V$

Note: 1. This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS ( $T_a = 0 \text{ to } +70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ , unless otherwise noted.)


Test Conditions

- Input pulse levels: 0.8V to 2.4V
- Input rise and fall times: 5 ns
- Input and output timing reference levels: 1.5V
- Output load: 1 TTL Gate +  $C_L$  (100 pF) (including scope & jig)

■ READ CYCLE

Item	Symbol	HM62256A-8		HM62256A-10		HM62256A-12		HM62256A-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Read cycle time	$t_{RC}$	85	—	100	—	120	—	150	—	ns	
Address access time	$t_{AA}$	—	85	—	100	—	120	—	150	ns	
Chip select access time	$t_{ACS}$	—	85	—	100	—	120	—	150	ns	
Output enable to output valid	$t_{OE}$	—	45	—	50	—	60	—	70	ns	
Chip selection to output in low-Z	$t_{CLZ}$	10	—	10	—	10	—	10	—	ns	2
Output enable to output in low-Z	$t_{OLZ}$	5	—	5	—	5	—	5	—	ns	2
Chip deselection to output in high-Z	$t_{CHZ}$	0	30	0	35	0	40	0	50	ns	1,2
Output disable to output in high-Z	$t_{OHZ}$	0	30	0	35	0	40	0	50	ns	1,2
Output hold from address change	$t_{CH}$	5	—	10	—	10	—	10	—	ns	

■ READ TIMING WAVEFORM<sup>-3</sup>




- Notes:
1.  $t_{CHZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
  2. This parameter is sampled and not 100% tested.
  3.  $\overline{WE}$  is high for read cycle.



■ WRITE CYCLE

Parameter	Symbol	HM62256A-8		HM62256A-10		HM62256A-12		HM62256A-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Write cycle time	$t_{WC}$	85	—	100	—	120	—	150	—	ns	
Chip selection to end of write	$t_{CW}$	75	—	80	—	85	—	100	—	ns	
Address setup time	$t_{AS}$	0	—	0	—	0	—	0	—	ns	
Address valid to end of write	$t_{AW}$	75	—	80	—	85	—	100	—	ns	
Write pulse width	$t_{WP}$	55	—	60	—	70	—	90	—	ns	
Write recovery time	$t_{WR}$	0	—	0	—	0	—	0	—	ns	
WE to output in high-Z	$t_{WHZ}$	0	30	0	35	0	40	0	50	ns	10
Data to write time overlap	$t_{DW}$	40	—	40	—	50	—	60	—	ns	
Data hold from write time	$t_{DH}$	0	—	0	—	0	—	0	—	ns	
Output active from end of write	$t_{OW}$	5	—	5	—	5	—	5	—	ns	10


■ WRITE TIMING WAVEFORM (1) ( $\overline{OE}$  Clock)



2



■ WRITE TIMING WAVEFORM (2) ( $\overline{OE}$  Low Fixed)



- Notes:
1. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and a  $\overline{WE}$ . A write begins at the later transition of  $\overline{CS}$  going low or  $\overline{WE}$  going low. A write ends at the earlier transition of  $\overline{CS}$  going high or  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
  2.  $t_{CW}$  is measured from  $\overline{CS}$  going low to the end of write.
  3.  $t_{AS}$  is measured from the address valid to the beginning of write.
  4.  $t_{WR}$  is measured from the earlier of  $\overline{WE}$  or  $\overline{CS}$  going high to the end of write cycle.
  5. During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
  6. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, the output remain in a high impedance state.
  7.  $D_{out}$  is the same phase of the write data of this write cycle.
  8.  $D_{out}$  is the read data of next address.
  9. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.
  10. This parameter is sampled and not 100% tested.




■ **LOW V<sub>CC</sub> DATA RETENTION CHARACTERISTICS** (T<sub>a</sub> = 0 to +70 °C)

This characteristics is guaranteed only for L/L-SL version.

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
V <sub>CC</sub> for Data Retention	V <sub>DR</sub>	2	—	—	V	$\overline{CS} \geq V_{CC} - 0.2V, V_{in} \geq 0V$
Data Retention Current	I <sub>CCDR</sub>	—	0.5	10 <sup>*2</sup>	μA	V <sub>CC</sub> = 3.0V, V <sub>in</sub> ≥ 0V, CS ≥ V <sub>CC</sub> - 0.2V
		—	0.5	10 <sup>*2</sup>	μA	
Chip Deselect to Data Retention Time	t <sub>CDR</sub>	0	—	—	ns	See Retention Waveform
Operation Recovery Time	t <sub>R</sub>	5	—	—	ms	

■ **LOW V<sub>CC</sub> DATA RETENTION TIMING WAVEFORM**



- Notes:
1. 20 μA max at T<sub>a</sub> = 0 to +40°C. (only for L-version)
  2. 3 μA max at T<sub>a</sub> = 0 to +40°C. (only for L-SL version).
  3.  $\overline{CS}$  controls address buffer,  $\overline{WE}$  buffer,  $\overline{OE}$  buffer, and D<sub>in</sub> buffer. If  $\overline{CS}$  controls data retention mode, V<sub>in</sub> levels (address,  $\overline{WE}$ ,  $\overline{OE}$ , I/O) can be in the high impedance state.

2



# HM62832H Series

## 32768-WORD x 8-BIT HIGH SPEED CMOS STATIC RAM

### ■ FEATURES

- High speed: Fast Access time 25/35 ns (max.)

### HM62832H—Low power


Standby: 300 mW (typical)

Active: 30  $\mu$ W (typical) (L-version)


- Single 5V supply
- Completely static memory  
No clock or timing strobe required
- Equal access and cycle times
- Common data input and output—Three stage output
- Directly TTL compatible—All inputs and outputs

### ■ ORDERING INFORMATION

Part No.	Access	Package
HM62832HP-25	25 ns	300 mil 28-pin Plastic DIP (DP-28NA)
HM62832HP-35	35 ns	
HM62832HJP-25	25 ns	300 mil 28-pin Plastic SOJ (CP-28DN)
HM62832HJP-35	35 ns	




(DP-28NA)



(CP-28DN)

### PIN ARRANGEMENT




### ■ PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>14</sub>	Address
I/O <sub>0</sub> -I/O <sub>7</sub>	Input/Output
$\overline{CS}$	Chip Select
$\overline{WE}$	Write Enable
$\overline{OE}$	Output Enable
V <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground



■ BLOCK DIAGRAM



2



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Voltage on any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	-0.5 <sup>*1</sup> to + 7.0	V
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	-55 to +125	°C
Storage Temperature Under Bias	T <sub>bias</sub>	-10 to +85	°C

NOTE: 1. -2.5 V for pulse width ≤ 10 ns

■ FUNCTION TABLE

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Mode	V <sub>CC</sub> Current	I/O Pin	Ref. Cycle
H	X	X	• Not Selected	I <sub>SB</sub> , I <sub>SB1</sub>	High Z	
L	L	H	Read	I <sub>CC</sub>	D <sub>out</sub>	Read Cycle <sup>(1) to (3)</sup>
L	H	L	Write	I <sub>CC</sub>	D <sub>in</sub>	Write Cycle <sup>(1)</sup>
L	L	L		I <sub>CC</sub>	D <sub>in</sub>	Write Cycle <sup>(2)</sup>

NOTE: 1. X : H or L



■ DC CHARACTERISTICS for HM62832H ( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ )

Parameter	Symbol	Min.	Typ. *1	Max.	Unit	Test Conditions	Note
Input Leakage Current	$ I_{LI} $	—	—	2	$\mu\text{A}$	$V_{in} = V_{SS}$ to $V_{CC}$	
Output Leakage Current	$ I_{LO} $	—	—	2	$\mu\text{A}$	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ , $V_{I/O} = V_{SS}$ to $V_{CC}$	
Operating Power Supply Current	$I_{CC}$	—	60	120	mA	Min. cycle, duty = 100%, $\overline{CS} = V_{IL}$ , $I_{I/O} = 0\text{ mA}$	
Standby Power Supply Current	$I_{SB}$	—	15	30	mA	$\overline{CS} = V_{IH}$	
Standby Power Supply Current	$I_{SB1}$	—	0.02	2	mA	$\overline{CS} \geq V_{CC} - 0.2\text{V}$ , $0\text{V} \leq V_{in} \leq 0.2\text{V}$ , or $V_{in} \geq V_{CC} - 0.2\text{V}$	L-version
		—	0.006	0.1	mA		
Output Voltage	$V_{OL}$	—	—	0.4	V	$I_{OL} = 8\text{ mA}$	
	$V_{OH}$	2.4	—	—	V	$I_{OH} = -4\text{ mA}$	

NOTE: 1. Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $T_A = +25^\circ\text{C}$  and specified loading.

■ CAPACITANCE ( $T_a = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$ )


Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input Capacitance	$C_{in}$	—	—	6	pF	$V_{in} = 0\text{V}$
Input/Output Capacitance	$C_{I/O}$	—	—	10	pF	$V_{I/O} = 0\text{V}$

NOTE: 1. This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ , unless otherwise noted.)

Test Conditions

- Input pulse levels: 0.0 V to 3.0 V
- Input rise and fall times: 5 ns
- Input and output timing reference levels: 1.5 V
- Output load: See Figures




NOTE: \*Including scope & jig.


■ Read Cycle

Parameter	Symbol	HM62832H-25		HM62832H-35		Unit
		Min.	Max.	Min.	Max.	
Read Cycle Time	$t_{RC}$	25	—	35	—	ns
Address Access Time	$t_{AA}$	—	25	—	35	ns
Chip Select Access Time	$t_{ACS}$	—	25	—	35	ns
Output Enable to Output Valid	$t_{OE}$	—	12	—	15	ns
Output Hold From Address Change	$t_{OH}$	5	—	5	—	ns
Chip Selection to Output in Low-Z	$t_{CLZ}$	5	—	5	—	ns
Output Enable to Output in Low-Z	$t_{OLZ}$	0	—	0	—	ns
Chip Deselection to Output in High-Z	$t_{CHZ}$	0	12	0	15	ns
Output Disable to Output in High-Z	$t_{OHZ}$	0	12	0	15	ns


Read Cycle Timing (1) \*1



Read Cycle Timing (2) \*1, \*2, \*4



Read Cycle Timing (3) \*1, \*3, \*4




- NOTES: \*1.  $\overline{WE}$  is high for read cycle.  
 \*2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .  
 \*3. Address should be valid prior to or coincident with  $\overline{CS}$  transition low.  
 \*4.  $\overline{OE} = V_{IL}$ .

■ Write Cycle


Parameter	Symbol	HM62832H-25		HM62832H-35		Unit
		Min.	Max.	Min.	Max.	
Write Cycle Time	$t_{WC}$	25	—	35	—	ns
Chip Selection to End of Write	$t_{CW}$	20	—	30	—	ns
Address Valid to End of Write	$t_{AW}$	20	—	30	—	ns
Address Setup Time	$t_{AS}$	0	—	0	—	ns
Write Pulse Width	$t_{WP}$	15	—	20	—	ns
Write Recovery Time	$t_{WR}$	0	—	0	—	ns
Write to Output in High-Z	$t_{WHZ}$	0	15	0	15	ns
Data to Write Time Overlap	$t_{DW}$	12	—	15	—	ns
Data Hold from Write Time	$t_{DH}$	0	—	0	—	ns
Output Disable to Output in High-Z	$t_{OHZ}$	0	12	0	15	ns
Output Active From End of Write	$t_{OW}$	5	—	5	—	ns



**Write Cycle Timing (1) ( $\overline{OE}$  Clock)**



**Write Cycle Timing (2) ( $\overline{OE}$  Low Fixed)**



- NOTES:**
- \*1. A write occurs during the overlap ( $t_{wp}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
  - \*2.  $t_{wr}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
  - \*3. During this period, I/O pins are in the output state. The input signals out of phase must not be applied.
  - \*4. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  low transition, outputs remain in a high impedance state.
  - \*5.  $\overline{OE}$  is continuously low. ( $\overline{OE} = V_{IL}$ ).
  - \*6.  $D_{out}$  is in the same phase of written data of this write cycle.
  - \*7.  $D_{out}$  is the read data of next address.
  - \*8. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. The input signals out of phase must not be applied to I/O pins.
  - \*9.  $\overline{WE}$  must be high during all address transitions except when device is deselected with  $\overline{CS}$ .


**Low  $V_{CC}$  Data Retention Characteristics ( $T_A = 0$  to  $+70^\circ\text{C}$ )**

This characteristics is guaranteed only for L-version

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
$V_{CC}$ for Data Retention	$V_{DR}$	2.0	—	—	V	$\overline{CS} \geq V_{CC} - 0.2 \text{ V}$ , $V_{in} \geq V_{CC} - 0.2 \text{ V}$ or $0 \text{ V} \leq V_{in} \leq 0.2 \text{ V}$
Data Retention Current	$I_{CCDR}$	—	1	$50^{*2}$	$\mu\text{A}$	
Chip Deselect to Data Retention Time	$t_{CDR}$	0	—	—	ns	
Operation Recovery Time	$t_{RC}$	$t_{RC}^{*1}$	—	—	ns	

- NOTES:**
- \*1.  $t_{RC}$  = read cycle time.
  - \*2.  $V_{CC} = 3.0 \text{ V}$ .

**Low  $V_{CC}$  Data Retention Timing Waveform**




# HM62832UH Series

## 32,768-Word x 8-Bit High Speed CMOS Static RAM

### ■ FEATURES

- High speed  
Access time 15/20 ns (max.)
- Low power  
Standby: 15  $\mu$ W (typ.) (L-version)  
Operation: 550/400 mW (typ.)
- Single 5V supply
- Completely static memory  
No clock or timing strobe required
- Equal access and cycle times
- Common data input and output—Three state output
- Directly TTL compatible—All inputs and outputs




### ■ ORDERING INFORMATION

Type No.	Access Time	Package
HM62832UHP-15	15 ns	300-mil, 28 pin Plastic DIP (DP-28NA)
HM62832UHP-20	20 ns	
HM62832UHLP-15	15 ns	300-mil, 28 pin Plastic SOJ (CP-28DN)
HM62832UHLP-20	20 ns	
HM62832UHJP-15	15 ns	300-mil, 28 pin Plastic SOJ (CP-28DN)
HM62832UHJP-20	20 ns	
HM62832UHLJP-15	15 ns	300-mil, 28 pin Plastic SOJ (CP-28DN)
HM62832UHLJP-20	20 ns	


### ■ PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>14</sub>	Address
I/O <sub>0</sub> -I/O <sub>7</sub>	Data Input/Output
$\overline{CS}$	Chip Select
$\overline{WE}$	Write Enable
$\overline{OE}$	Output Enable
V <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground

### ■ PIN ARRANGEMENT



■ BLOCK DIAGRAM



■ FUNCTION TABLE

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Mode	VCC Current	I/O Pin	Ref. Cycle
H	X	X	Standby	ISB, ISB1	High-Z	—
L	L	H	Read	ICC	Dout	Read Cycle 1, 2, 3
L	H	L	Write	ICC	Din	Write Cycle 1
L	L	L	Write	ICC	Din	Write Cycle 2

Note: X: H or L

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage*1	VCC	-0.5*2 to +7.0	V
Voltage on any Pin Relative to VSS*1	VT	-0.5*2 to VCC +0.5	V
Power Dissipation	PT	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tstg	-55 to +125	°C
Storage Temperature Under Bias	Tbias	-10 to +85	°C

Notes 1. With respect to VSS

2. VCC and VT min = -2.5V for pulse width ≤ 10 ns

■ RECOMMENDED DC OPERATING CONDITIONS (Ta = 0 to +70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	VCC	4.5	5.0	5.5	V
	VSS	0	0	0	V
Input High (Logic 1) Voltage	VIH	2.2	—	VCC +0.5	V
Input Low (Logic 0) Voltage	VIL	-0.5*1	—	0.8	V

Note \*1. VIL min = -2.0V for pulse width ≤ 10 ns



■ DC CHARACTERISTICS (T<sub>a</sub> = 0 to +70°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V)

Item	Symbol	Test Conditions	Min	Typ*1	Max	Unit
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>	—	—	2.0	μA
Output Leakage Current	I <sub>LO</sub>	$\overline{CS} = V_{IH}$ , V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>	—	—	2.0	μA
Operating V <sub>CC</sub> Current	I <sub>CC1</sub> (-15)*3	Min. Cycle	—	135	170	mA
	I <sub>CC2</sub> (-15)	2 x Min. Cycle*2	—	100	120	mA
	I <sub>CC1</sub> (-20)	Min. Cycle	—	120	150	mA
	I <sub>CC2</sub> (-20)	2 x Min. Cycle	—	90	110	mA
Standby V <sub>CC</sub> Current	I <sub>SB</sub> (-15)	$\overline{CS} = V_{IH}$ , Min. Cycle	—	40	60	mA
	I <sub>SB</sub> (-20)	$\overline{CS} = V_{IH}$ , Min. Cycle	—	30	50	mA
Standby V <sub>CC</sub> Current (1)	I <sub>SB1</sub> (L-version)	$\overline{CS} \geq V_{CC} - 0.2V$ , 0V ≤ V <sub>in</sub> ≤ 0.2V	—	0.02	2.0	mA
		or V <sub>CC</sub> - 0.2V ≤ V <sub>in</sub>	—	0.003	0.1	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8 mA	—	—	0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4.0 mA	2.4	—	—	V


■ CAPACITANCE (T<sub>a</sub> = 25°C, f = 1.0 MHz)\*1

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Input Capacitance	C <sub>in</sub>	—	—	6	pF	V <sub>IN</sub> = 0V
Output Capacitance	C <sub>OUT</sub>	—	—	10	pF	V <sub>I/O</sub> = 0V

Note \*1. This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS (T<sub>a</sub> = 0 to +70°C, V<sub>CC</sub> 5V ± 10%, unless otherwise noted.)

- Input pulse levels: V<sub>SS</sub> to 3.0V
- Input rise and fall times: 4ns
- Input and Output timing reference levels: 1.5V
- Output load: See figures






■ READ CYCLE

Item	Symbol	HM62832UH-15		HM62832UH-20		Unit
		Min	Max	Min	Max	
Read Cycle Time	t <sub>RC</sub>	15	—	20	—	ns
Address Access Time	t <sub>AA</sub>	—	15	—	20	ns
Chip Select Access Time	t <sub>ACS</sub>	—	15	—	20	ns
Chip Selection to Output in Low-Z	t <sub>CLZ</sub> *1	3	—	3	—	ns
Output Enable to Output Valid	t <sub>OE</sub>	—	8	—	10	ns
Output Enable to Output in Low-Z	t <sub>OLZ</sub> *1	0	—	0	—	ns
Chip Deselection to Output in High-Z	t <sub>CHZ</sub> *1	0	7	0	10	ns
Chip Disable to Output in High-Z	t <sub>OHZ</sub> *1	0	7	0	10	ns
Output Hold from Address Change	t <sub>OH</sub>	3	—	3	—	ns
Chip Selection to Power Up Time	t <sub>PU</sub>	0	—	0	—	ns
Chip Deselection to Power Down Time	t <sub>PD</sub>	—	15	—	20	ns



■ READ TIMING WAVEFORM (1) \*1, \*2



- Notes:
1. Transition is measured  $\pm 200$  mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
  2.  $\overline{WE}$  is high for read cycle.
  3. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
  4. Address valid prior to or coincident with  $\overline{CS}$  transition low
  5.  $\overline{OE} = V_{IL}$ .







■ WRITE CYCLE

Item	Symbol	HM62832UH-15		HM62832UH-20		Unit
		Min	Max	Min	Max	
Write Cycle Time	t <sub>WC</sub>	15	—	20	—	ns
Chip Selection to End of Write	t <sub>CW</sub>	10	—	12	—	ns
Address Valid to End of Write	t <sub>AW</sub>	13	—	15	—	ns
Address Setup Time	t <sub>AS</sub>	0	—	0	—	ns
Write Pulse Width	t <sub>WP</sub>	10	—	12	—	ns
Write Recovery Time	t <sub>WR</sub>	0	—	0	—	ns
Output Disable to Output in High-Z <sup>*1</sup>	t <sub>OHZ</sub>	0	7	0	10	ns
Write to Output in High-Z <sup>*1</sup>	t <sub>WHZ</sub>	0	7	0	10	ns
Data to Write Time Overlap	t <sub>DW</sub>	8	—	10	—	ns
Data Hold from Write Time	t <sub>DH</sub>	0	—	0	—	ns
Output Active from End of Write <sup>*1</sup>	t <sub>OW</sub>	3	—	3	—	ns

■ WRITE TIMING WAVEFORM (1)



■ WRITE TIMING WAVEFORM (2) \*6



- Notes:
1. Transition is measured  $\pm 200$  mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.
  2. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
  3.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
  4. During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
  5. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transitions or after the  $\overline{WE}$  transition, output remain in a high impedance state.
  6.  $\overline{OE}$  is continuously low. ( $\overline{OE} = V_{IL}$ ).
  7.  $D_{out}$  is the same phase of write data of this write cycle.
  8.  $D_{out}$  is the read data of next address.
  9. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
  10.  $\overline{WE}$  must be high during all address transition except when device is disable with  $\overline{CS}$ .




■ **LOW V<sub>CC</sub> DATA RETENTION CHARACTERISTICS** (T<sub>a</sub> = 0 to +70°C.)

This characteristics is guaranteed only for L-version

Item	Symbol	Min	Typ	Max	Unit	Test Condition
V <sub>CC</sub> for Data Retention	V <sub>DR</sub>	2	—	—	V	$\overline{CS} \geq V_{CC} - 0.2V,$ $V_{in} \geq V_{CC} - 0.2V$ or $0V \leq V_{in} \leq 0.2V$
Data Retention Current	I <sub>CCDR</sub>	—	2	50*1	μA	
Chip Deselect to Data Retention Time	t <sub>CDR</sub>	0	—	—	ns	
Operation Recovery Time	t <sub>R</sub>	5	—	—	ms	

Note \*1. V<sub>CC</sub> = 3.0V.

■ **LOW V<sub>CC</sub> DATA RETENTION TIMING WAVEFORM**



# HM67832SH Series

Preliminary

## 32,768-Words x 8-Bit High Speed Static Random Access Memory

### FEATURES

- 32,768-words x 8 bit organization
- Directly TTL compatible input and output
- 0.8 $\mu$ m Hi-BiCMOS process
- +5V Single supply
- Completely static memory
- No clock or timing strobe required
- Low power dissipation (DC) operating: 400mW (typ)
- Super fast access time: 10/12 ns (max)


### ORDERING INFORMATION

Type No.	Organization	Access Time	Package
HM67832SHJP-10	32K x 8	10 ns	300 mil 28 pin Plastic SOJ
HM67832SHJP-12		12 ns	(CP-28DN)


### PIN DESCRIPTION

Pin Name	Function
A0–A14	Address Input
I/O <sub>1</sub> –I/O <sub>8</sub>	Data Input/Output
$\overline{WE}$	Write Enable
$\overline{CS}$	Chip Select
$\overline{OE}$	Output Enable
VSS	Ground
VCC	Power Supply


### PACKAGE OUTLINE



### PIN ARRANGEMENT



■ BLOCK DIAGRAM



■ TRUTH TABLE

Input			Output	Mode	VCC Current	Ref. Cycle
$\overline{CS}$	$\overline{WE}$	$\overline{OE}$				
H	X	X	High Z	Not Selected	ISB, ISB1	—
L	H	H	High Z	Output Disable	ICC, ICC1	—
L	H	L	Data Out	Read	ICC, ICC1	Read Cycle (1,2,3)
L	L	H	Data In	Write	ICC, ICC1	Write Cycle (1,2,3,4)
L	L	L	Data In	Write	ICC, ICC1	Write Cycle (5,6)

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Supply Voltage*1	VCC	-0.5 to +7.0	V
Voltage on any Pin Relative to VSS*1	VT	-0.5 to VCC +0.5	V
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature Range	T <sub>opr</sub>	0 to +70	°C
Storage Temperature Range (with bias)	T <sub>stg(bias)</sub>	-10 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +125	°C

Notes 1. With respect to VSS

Under the DC and AC specifications shown in the Tables, this device is tested under the minimum transverse air flow exceeding 500 linear feet per minute.

■ RECOMMENDED DC OPERATING CONDITIONS (0°C ≤ T<sub>a</sub> ≤ 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	VCC	4.5	5.0	5.5	V
	VSS	0	0.0	0.0	V
Input High Voltage	V <sub>IH</sub>	2.2	—	VCC +0.5	V
Input Low Voltage	V <sub>IL</sub>	-3.0 <sup>1</sup>	—	0.8	V

Note 1. Pulse width 10 ns, DC: -0.5V



■ DC AND OPERATING CHARACTERISTICS (VCC = 5.0V ± 10%, VSS = 0V, Ta = 0 to +70°C)

Item	Symbol	Test Conditions	HM67832-10		HM67832-12		Unit
			Min	Max	Min	Max	
Input Leakage Current	ILI	VCC = 5.5V, VIN = 0V to VCC	—	2	—	2	µA
Output Leakage Current	ILO	CS = VIH or OE = , VIH, WE = VIL VI/O 0V to VCC	—	10	—	10	µA
Operating Power Supply Current	ICC	CS = VIL, Ii/O = 0 mA	—	200	—	195	mA
Average Operating Current	ICC1	15 ns Cycle, Ii/O = 0 mA	—	150	—	140	mA
Standby Power Supply Current	ISB	CS = VIH, VIN = VIH or VIL	—	40	—	40	mA
	ISB1	CS ≥ VCC -0.2V, VIN ≤ 0.2V or VIN ≥ VCC -0.2V	—	30	—	30	mA
Output Low Voltage	VOL	IOL = 8 mA	—	0.4	—	0.4	V
Output High Voltage	VOH	IOH = -4 mA	2.4	—	2.4	—	V

■ AC CHARACTERISTICS (VCC = 5V ± 10%, Ta = 0°C to 70°C unless otherwise noted.)

• Read Cycle

Item	Symbol	HM67832UH-10		HM67832UH-12		Unit
		Min	Max	Min	Max	
Read Cycle Time	tRC	10	—	12	—	ns
Address Access Time	tAA	—	10	—	12	ns
Chip Select Access Time	tACS	—	10	—	12	ns
Chip Selection to Output in Low Z	tLZ <sup>1,2</sup>	3	—	4	—	ns
Output Enable to Output Valid	tOE	—	5	—	6	ns
Output Enable to Output in Low Z	tOLZ <sup>1,2</sup>	0	—	0	—	ns
Chip Deselection to Output in High Z	tHZ <sup>1,2</sup>	0	5	0	5	ns
Output Hold from Address Change	tOH	3	—	4	—	ns

- Notes 1. This parameter is sampled and not 100% tested.  
 2. Transition is measured ± 200 mV from steady state voltage with specified loading in Load (B).

• Write Cycle

Item	Symbol	HM67832UH-10		HM67832UH-12		Unit
		Min	Max	Min	Max	
Write Cycle Time	tWC <sup>1</sup>	11	—	12	—	ns
Chip Selection to End of Write	tCW	8	—	9	—	ns
Address Valid to End of Write	tAW	10	—	11	—	ns
Address Setup Time	tAS	0	—	0	—	ns
Write Pulse Width	tWP	8	—	9	—	ns
Write Recovery Time	tWR	0	—	0	—	ns
Data Valid to End of Write	tDW	6	—	6	—	ns
Data Hold Time	tDH	0	—	0	—	ns
Write Enable to Output in High Z	tWZ <sup>2,3</sup>	0	5	0	6	ns
Output Disable to Output in High Z	tOHZ <sup>2,3</sup>	0	6	0	6	ns
Output Active from End of Write	tOW <sup>2,3</sup>	4	—	4	—	ns

- Notes 1. All Write Cycle timings are referenced from the last valid address to the first transitioning address.  
 2. This parameter is sampled and not 100% tested.  
 3. Transition is measured ± 200 mV from steady state voltage with specified loading in Load (B).




■ CAPACITANCE (T<sub>a</sub> = 25°C, f = 1 MHz.)

Item	Symbol	Max	Unit	Test Condition
Input Capacitance	C <sub>in</sub> <sup>1</sup>	6	pF	V <sub>in</sub> = 0V
Input/Output Capacitance	C <sub>I/O</sub> <sup>1</sup>	10	pF	V <sub>I/O</sub> = 0V

Note: 1. This parameter is sampled and not 100% tested.

■ AC TEST CONDITIONS

- Input pulse levels: V<sub>SS</sub> to 3.0V
- Input timing reference levels: 1.5V
- Output load: See figure
- Input rise and fall times: 4ns
- Output reference levels: 1.5V




\*includes scope and jig capacitance




**■ TIMING WAVEFORMS**

**• Read Cycle -1<sup>1</sup>**




Notes 1.  $\overline{WE} = V_{IH}$ .

**• Read Cycle -2<sup>1</sup>, 2, 3**



Notes 1.  $\overline{WE} = V_{IH}$ .  
 2.  $\overline{CS} = V_{IL}$ .  
 3.  $\overline{OE} = V_{IL}$ .

**• Read Cycle -3<sup>1</sup>, 2, 3**




Notes 1.  $\overline{WE} = V_{IH}$ .  
 2.  $\overline{OE} = V_{IL}$ .  
 3. Address valid prior to or coincident with  $\overline{CS}$  transition low.






■ TIMING WAVEFORMS

- Write Cycle -1' ( $\overline{OE} = H, \overline{WE}$  Controlled)



Note 1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).

- Write Cycle -2' ( $\overline{OE} = H, \overline{CS}$  Controlled)




Note 1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).




■ TIMING WAVEFORMS

• Write Cycle -3<sup>1, 2</sup> ( $\overline{OE}$  = Clocked,  $\overline{WE}$  Controlled)



- Notes 1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).  
 2. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

• Write Cycle -4<sup>1, 2</sup> ( $\overline{OE}$  = Clocked,  $\overline{CS}$  Controlled)




- Notes 1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).  
 2. If  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{OE}$  high transition or after the  $\overline{OE}$  transition, output remain in a high impedance state.




■ TIMING WAVEFORMS

• Write Cycle -5<sup>1</sup>, 2, 3, 4 ( $\overline{OE} = L$ ,  $\overline{WE}$  Controlled)



- Notes 1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).  
 2. During this period, I/O pins are output state so that the input signals of opposite phase to the outputs must not be applied.  
 3. Output data is the same phase of write data of this write cycle.  
 4. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.

• Write Cycle -6<sup>1</sup>, 2 ( $\overline{OE} = L$ ,  $\overline{CS}$  Controlled)



- Notes 1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).  
 2. If the  $\overline{CS}$  low transition occurs after the  $\overline{WE}$  low transition, output remain in a high impedance state.



# HM6208H Series

## 65536-Word × 4-Bit High Speed CMOS Static RAM

The Hitachi HM6208H is a high speed 256k static RAM organized as 64k-word × 4 bit. It realizes high speed access time (25/35) and low power consumption, employing CMOS process technology and high speed circuit designing technology. It is most advantageous wherever high speed and high density memory is required, such as the cache memory for main frame or 32-bit MPU.

The HM6208H is packaged in the industry standard 300-mil, 24 pin, plastic DIP. The HM6208H is also available in a 300-mil, 24 pin, plastic SOJ package for high density mounting. The low power versions are ideal for battery backed systems.

### Features


- Single 5 V supply and high density 24-pin package
- High speed: Access time 25/35 ns (max.)
- Low power
  - Active: 300 mW (typ.)
  - Standby: 100  $\mu$ W (typ.)
  - 30  $\mu$ W (typ.) (L-version)
- Completely static operation requires No clock or timing strobe
- Access and cycle times are equivalent
- All inputs and outputs TTL compatible
- Capability of battery back up operation (L-version)

### Ordering Information


Type No.	Access Time	Package
HM6208HP-25	25 ns	300-mil
HM6208HP-35	35 ns	24-pin
HM6208HLP-25	25 ns	plastic DIP
HM6208HLP-35	35 ns	(DP-24NC)
HM6208HJP-25	25 ns	300-mil
HM6208HJP-35	35 ns	24-pin
HM6208HJLP-25	25 ns	plastic SOJ
HM6208HJLP-35	35 ns	(CP-24D)

### Pin Description

Pin Name	Function
A0 – A15	Address
I/O1 – I/O4	Input/Output
$\overline{CS}$	Chip select
$\overline{WE}$	Write enable
V <sub>cc</sub>	Power supply
V <sub>ss</sub>	Ground




Pin Arrangement



2

**Block Diagram**



**Function Table**

CS	WE	Mode	Vcc Current	I/O Pin	Ref. Cycle
H	×	Not selected	IsB, IsB1	High-Z	—
L	H	Read	Icc	Dout	Read cycle
L	L	Write	Icc	Din	Write cycle

Note: × means don't care.

**Absolute Maximum Ratings**

Item	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin	-0.5*1 to +7.0	V
Power dissipation	Pr	1.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-10 to +85	°C

Note: \*1. Vin min = -2.5 V for pulse width ≤ 10 ns.



**Recommended DC Operating Conditions** (Ta = 0 to +70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	V
Input high (logic 1) voltage	V <sub>IH</sub>	2.2	—	6.0	V
Input low (logic 0) voltage	V <sub>IL</sub>	-0.5 <sup>*1</sup>	—	0.8	V

Note: \*1. V<sub>IL</sub> min = -2.0 V for pulse width ≤ 10 ns.

**DC Characteristics** (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%, V<sub>SS</sub> = 0 V)

Item	Symbol	Min.	Typ. <sup>*1</sup>	Max.	Unit	Test Conditions
Input Leakage Current	I <sub>LI</sub>	—	—	2.0	μA	V <sub>CC</sub> = Max. V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Output Leakage Current	I <sub>LO</sub>	—	—	10.0	μA	$\overline{CS} = V_{IH}$ V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Operating Power Supply Current	I <sub>CC</sub>	—	60	100	mA	$\overline{CS} = V_{IL}$ . I <sub>I/O</sub> = 0 mA. Min. Cycle, Duty = 100%
Standby Power Supply Current	I <sub>SB</sub>	—	15	30	mA	$\overline{CS} = V_{IH}$ . Min. Cycle
Standby Power Supply Current "H" Version	I <sub>SB</sub>	—	20	40	mA	
Standby Power Supply Current	I <sub>SB1</sub>	—	20	2000	μA	$\overline{CS} \geq V_{CC} - 0.2$ V 0 V ≤ V <sub>in</sub> ≤ 0.2 V or V <sub>in</sub> ≥ V <sub>CC</sub> - 0.2V
Standby Power Supply Current L-Version	I <sub>SB1</sub>	—	6	100	μA	
Output Low Voltage	V <sub>OL</sub>	—	—	0.4	V	I <sub>OL</sub> = 8 mA
Output High Voltage	V <sub>OH</sub>	2.4	—	—	V	I <sub>OH</sub> = -4.0 mA

Note: \*1. Typical limits are at V<sub>CC</sub> = 5.0 V, Ta = +25°C and specified loading.

**Capacitance** (Ta = 25°C, f = 1MHz)<sup>\*1</sup>


Item	Symbol	Min	Max	Unit	Test Conditions
Input capacitance	C <sub>in</sub>	—	6	pF	V <sub>in</sub> = 0 V
Input/output capacitance	C <sub>io</sub>	—	10	pF	V <sub>io</sub> = 0 V

Note: \*1. This parameter is sampled and not 100% tested.

**AC Characteristics** (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%, unless otherwise noted.)

**Test Conditions**

- Input pulse levels: V<sub>SS</sub> to 3.0 V
- Input and output timing reference levels : 1.5 V
- Input rise and fall times: 5 ns
- Output load: See Figures



Note: \* Including scope & jig.




■ Read Cycle


Item	Symbol	HM6208H-25		HM6208H-35		Unit
		Min.	Max.	Min.	Max.	
Read Cycle Time	$t_{RC}$	25	—	35	—	ns
Address Access Time	$t_{AA}$	—	25	—	35	ns
Chip Select Access Time	$t_{ACS}$	—	25	—	35	ns
Output Hold From Address Change	$t_{OH}$	5	—	5	—	ns
Chip Selection to Output in Low-Z	$t_{LZ}^{*1}$	5	—	5	—	ns
Chip Deselection to Output in High-Z	$t_{HZ}^{*1}$	0	12	0	20	ns
Chip Selection to Power Up Time	$t_{PU}$	0	—	0	—	ns
Chip Selection to Power Down Time	$t_{PD}$	—	15	—	25	ns

Note: \*1 Transition is measured  $\pm 200$  mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.

Read Timing Waveform (1) \*1,\*2



Read Timing Waveform (2) \*1,\*3



- Notes: \*1.  $\overline{WE}$  is high for read cycle.  
 \*2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .  
 \*3. Address valid prior to or coincident with  $\overline{CS}$  transition low.


■ Write Cycle

Item	Symbol	HM6208H-25		HM6208H-35		Unit	
		Min.	Max.	Min.	Max.		
Write Cycle Time	$t_{WC}$	25	—	35	—	ns	
Chip Selection to End of Write	$t_{CW}$	20	—	30	—	ns	
Address Valid to End of Write	$t_{AW}$	20	—	30	—	ns	
Address Setup Time	$t_{AS}$	0	—	0	—	ns	
Write Pulse Width	"H" Version	$t_{WP}$	20	—	30	—	ns
					25		
Write Recovery Time	$t_{WR}$	3	—	3	—	ns	
Data Valid to End of Write	$t_{DW}$	15	—	20	—	ns	
Data Hold Time	$t_{DH}$	0	—	0	—	ns	
Write Enabled to Output in High-Z	$t_{WZ}^{*1}$	0	8	0	10	ns	
Output Active From End of Write	$t_{OW}^{*1}$	0	—	0	—	ns	

Note: \*1 Transition is measured  $\pm 200$  mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.




Write Timing Waveform (1) ( $\overline{WE}$  Controlled)





**Write Timing Waveform (2) ( $\overline{CS}$  Controlled)**



**Low V<sub>CC</sub> Data Retention Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ )


These characteristics are guaranteed only for L-version.

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
V <sub>CC</sub> for data retention	V <sub>DR</sub>	2.0	—	—	V	$\overline{CS} \geq V_{CC} - 0.2 \text{ V}$ ,
Data retention current	I <sub>CCDR</sub>	—	1	50 <sup>*2</sup>	$\mu\text{A}$	$V_{in} \geq V_{CC} - 0.2 \text{ V}$ or
Chip deselect to data retention time	t <sub>CCDR</sub>	0	—	—	ns	$0 \text{ V} \leq V_{in} \leq 0.2 \text{ V}$
Operation recovery time	t <sub>R</sub>	t <sub>RC</sub> <sup>*1</sup>	—	—	ns	

Notes: \*1. t<sub>RC</sub> = read cycle time.

\*2. V<sub>CC</sub> = 3.0 V.

**Low V<sub>CC</sub> Data Retention Timing Waveform**



# HM6708 Series

## 65536-word × 4-bit High Speed Hi-BiCMOS Static RAM

The HM6708 Series has been converted to the HM6708A Series. The new A Series is completely compatible with the non-A Series.

Please refer to the specification comparison below to assist in your conversion.

		HM6708				HM6708A						Unit
		20		25		15		20		25		
		min.	max.	min.	max.	min.	max.	min.	max.	min.	max.	
DC	IL <sub>I</sub>		2		2		2		2		2	μA
	IL <sub>O</sub>		10		10		10		10		10	μA
	I <sub>cc</sub>		100		100		100		100		100	mA
	I <sub>cc</sub> <sup>1</sup>		120		120		120		120		120	mA
	I <sub>sb</sub>		30		30		30		30		30	mA
	I <sub>sb</sub> <sup>1</sup>		10		10		10		10		10	mA
	V <sub>ol</sub>		0.4		0.4		0.4		0.4		0.4	V
	V <sub>oh</sub>	2.4		2.4		2.4		2.4		2.4		V
Read	t <sub>RC</sub>	2.0		25		15		20		25		ns
	t <sub>AA</sub>		20		25		15		20		25	ns
	t <sub>ACS</sub>		20		25		15		20		25	ns
	t <sub>OH</sub>	5		5		4		5		5		ns
	t <sub>LZ</sub>	5/0		5/0		4		★5		★5		ns
	t <sub>HZ</sub>	0	8	0	15/10	0	6	0	8	0	★10	ns
Write	t <sub>WC</sub>	20		25		15		20		25		ns
	t <sub>CW</sub>	15		20		10		15		20		ns
	t <sub>AW</sub>	15		20		10		15		20		ns
	t <sub>AS</sub>	0		0		0		0		0		ns
	t <sub>WP</sub>	15		20		10		15		20		ns
	t <sub>WR</sub>	1.5		3		0		★0		★0		ns
	t <sub>DW</sub>	15/20		20/15		8		★10		★12		ns
	t <sub>DH</sub>	0		0		0		0		0		ns
	t <sub>WZ</sub>	0	15/8	0	15/10	0	6	0	8	0	10	ns
	t <sub>OW</sub>	0		0		0		0		0		ns

★ Modified specifications



# HM6708A Series

Preliminary

65536-Word × 4-Bit High Speed Static RAM



## ■ FEATURES

- 65536-words × 4 bit organization
- Fully TTL compatible input and output
- 1.0μ Hi-BiCMOS process
- +5V single supply
- Completely static memory  
No clock or timing strobe required
- Low power dissipation  
Operating: 450mW (typ.)
- Super fast  
Access time: 15/20/25 ns (max.)


## ■ ORDERING INFORMATION

Type No.	Access Time	Package
HM6708AP-15	15ns	300 mil 24 pin
HM6708AP-20	20ns	Plastic DIP
HM6708AP-25	25ns	(DP-24NC)
HM6708AJP-15	15ns	300 mil 24 pin
HM6708AJP-20	20ns	Plastic SOJ
HM6708AJP-25	25ns	(CP-24D)

## ■ BLOCK DIAGRAM



## ■ PIN ARRANGEMENT



## ■ PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>15</sub>	Address Input
I/O <sub>1</sub> -I/O <sub>4</sub>	Data Input/Output
WE	Write Enable
CS	Chip Select
V <sub>SS</sub>	Ground
V <sub>CC</sub>	Power Supply



### ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage to V <sub>SS</sub> Pin	V <sub>T</sub>	-0.5 to +7.0	V
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature Range	T <sub>opr</sub>	0 to +70	°C
Storage Temperature Range (with bias)	T <sub>stg(bias)</sub>	-10 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +125	°C

### ■ RECOMMENDED DC OPERATING CONDITIONS (0°C ≤ T<sub>a</sub> ≤ 70°C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0.0	0.0	0.0	V
Input High (Logic 1) Voltage	V <sub>IH</sub>	2.2	—	V <sub>CC</sub> + 0.5	V
Input Low (Logic 0) Voltage	V <sub>IL</sub>	-3.0*	—	0.8	V

\*Pulse width 20ns, DC: -0.5V

### ■ FUNCTION TABLE

$\overline{CS}$	$\overline{WE}$	Mode	V <sub>CC</sub> Current	I/O Pin	Ref. Cycle
H	X	Not Selected	I <sub>SB</sub> , I <sub>SB1</sub>	High Z	—
L	H	Read	I <sub>CC</sub> , I <sub>CC1</sub>	Data Out	Read Cycle (1) (2)
L	L	Write	I <sub>CC</sub> , I <sub>CC1</sub>	Data In	Write Cycle (1) (2)

### ■ DC AND OPERATING CHARACTERISTICS (V<sub>CC</sub>=5.0 V ± 10%, T<sub>a</sub>=0 to +70°C)

Item	Symbol	Test Conditions	HM6708A-15			HM6708A-20/25			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> =5.5 V, V <sub>IN</sub> =0 V to V <sub>CC</sub>	—	—	2	—	—	2	μA
Output Leakage Current	I <sub>LO</sub>	$\overline{CS}$ =V <sub>IH</sub> , V <sub>I/O</sub> =0 V to V <sub>CC</sub>	—	—	10	—	—	10	μA
Operating Power Supply Current	I <sub>CC</sub>	$\overline{CS}$ =V <sub>IL</sub> , I <sub>I/O</sub> =0 mA	—	—	100	—	—	100	mA
Average Operating Current	I <sub>CC1</sub>	min. cycle, Duty: 100% I <sub>I/O</sub> =0 mA	—	—	140	—	—	120	mA
Standby Power Supply Current	I <sub>SB</sub>	$\overline{CS}$ =V <sub>IH</sub> , V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>	—	—	30	—	—	30	mA
	I <sub>SB1</sub>	$\overline{CS}$ ≥ V <sub>CC</sub> -0.2 V V <sub>IN</sub> ≤ 0.2 V or V <sub>IN</sub> ≥ V <sub>CC</sub> -0.2V	—	—	10	—	—	10	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> =8 mA	—	—	0.4	—	—	0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> =-4 mA	2.4	—	—	2.4	—	—	V

### ■ AC CHARACTERISTICS (V<sub>CC</sub>=5 V ± 10%, T<sub>a</sub>=0 to +70°C, unless otherwise noted.)

#### • Read Cycle

Item	Symbol	HM6708A-15		HM6708A-20		HM6708A-25		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	t <sub>RC</sub>	15	—	20	—	25	—	ns
Address Access Time	t <sub>AA</sub>	—	15	—	20	—	25	ns
Chip Select Access Time	t <sub>ACS</sub>	—	15	—	20	—	25	ns
Output Hold from Address Change	t <sub>OH</sub>	4	—	5	—	5	—	ns
Chip Selection to Output in Low Z	t <sub>LZ</sub> <sup>(1), 2)</sup>	4	—	5	—	5	—	ns
Chip Deselection to Output in High Z	t <sub>HZ</sub> <sup>(1), 2)</sup>	0	6	0	8	5	10	ns

NOTES: 1. This parameter is sampled and not 100% tested.

2. Transition is measured ±200 mV from steady state voltage with specified loading in Load(B).



• Write Cycle

Item	Symbol	HM6708A-15		HM6708A-20		HM6708A-25		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	$t_{WC}^{1)}$	15	—	20	—	25	—	ns
Chip Selection to End of Write	$t_{CW}$	10	—	15	—	20	—	ns
Address Valid to End of Write	$t_{AW}$	10	—	15	—	20	—	ns
Address Setup Time	$t_{AS}$	0	—	0	—	0	—	ns
Write Pulse Width	$t_{WP}$	10	—	15	—	20	—	ns
Write Recovery Time	$t_{WR}$	0	—	0	—	0	—	ns
Data Valid to End of Write	$t_{DW}$	8	—	10	—	12	—	ns
Data Hold Time	$t_{DH}$	0	—	0	—	0	—	ns
Write Enable to Output in High Z	$t_{WZ}^{2), 3)}$	0	6	0	8	0	10	ns
Output Active from End of Write	$t_{OW}^{2), 3)}$	0	—	0	—	0	—	ns

- NOTES:**
1. All write cycle timings are referenced from the last valid address to the first transitioning address.
  2. This parameter is sampled and not 100% tested.
  3. Transition is measured  $\pm 200$  mV from steady state voltage with specified loading in Load(B).


■ CAPACITANCE ( $T_a=25^\circ\text{C}$ ,  $f=1\text{MHz}$ )

Item	Symbol	Max.	Unit	Test Condition
Input Capacitance	$C_{IN}^{1)}$	6	pF	$V_{IN}=0\text{ V}$
Output Capacitance	$C_{I/O}^{1)}$	10	pF	$V_{I/O}=0\text{ V}$

- NOTES:**
1. This parameter is sampled and not 100% tested.

■ AC TEST CONDITIONS


- Input pulse levels:  $V_{SS}$  to 3.0 V
- Input timing reference levels: 1.5 V
- Output Load: See figure
- Input rise and fall times: 4ns
- Output reference levels: 1.5 V




\*Including scope and jig capacitance.

■ TIMING WAVEFORM

• Read Cycle (1) <sup>(1)</sup> <sup>(2)</sup>




• Read Cycle (2) <sup>(1)</sup> <sup>(3)</sup>




- NOTES:**
1.  $\overline{WE}$  is High for READ cycle.
  2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
  3. Address valid prior to or coincident with  $\overline{CS}$  transition low.

2

• Write Cycle (1) ( $\overline{WE}$  Controlled)



• Write Cycle (2) ( $\overline{CS}$  Controlled)



NOTES:


1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).
2.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
4. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, the output buffers remain in a high impedance state.
5. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
6. Output data is the same phase of write data of this write cycle.



## 65,536-words x 4-Bit High Speed Static Random Access Memory

### ■ FEATURES

- 65,536-words x 4 bit organization
- Directly TTL compatible input and output
- 0.8  $\mu\text{m}$  Hi-BiCMOS process
- +5V single supply
- Completely static memory
- No clock or timing strobe required
- Low power dissipation (DC) operating: 400mW typ
- Super fast access time: 10/12ns (max)



### ■ ORDERING INFORMATION


Type No.	Organization	Access Time	Package
HM6708SHJP-10	64k x 4	10 ns	300 mil 24 pin Plastic SOJ (CP-24D)
HM6708SHJP-12		12 ns	

### ■ PIN DESCRIPTION


Pin Name	Function
A <sub>0</sub> -A <sub>15</sub>	Address Input
I/O <sub>1</sub> -I/O <sub>4</sub>	Data Input/Output
$\overline{\text{WE}}$	Write Enable
$\overline{\text{CS}}$	Chip Select
V <sub>SS</sub>	Ground
V <sub>CC</sub>	Power Supply
NC	Not Connect

### ■ PIN ARRANGEMENT

HM6708SH Series



(Top View)





■ TRUTH TABLE

Input		Output	Mode	VCC Current	Ref. Cycle
$\overline{CS}$	$\overline{WE}$				
H	X	High Z	Not Selected	ISB, ISB1	—
L	H	Dout	Write "0"	ICC, ICC1	Read Cycle (2), (3)
L	L	High Z	Write "1"	ICC, ICC1	Write Cycle (1), (2)

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Supply Voltage <sup>1</sup>	VCC	-0.5 to +7.0	V
Voltage on any Pin Relative to VSS	V <sub>t</sub>	-0.5 to VCC +0.5	V
Power Dissipation	P <sub>t</sub>	1.0	W
Operating Temperature Range	T <sub>ppr</sub>	0 to +70	°C
Storage Temperature Range (with bias)	T <sub>stg</sub> (bias)	-10 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +125	°C

Note: 1. With respect to VSS.

Under the dc and ac specifications shown in the Tables, this device is tested under the minimum trasverse air flow exceeding 500 linear feet per minute.

■ RECOMMENDED DC OPERATING CONDITIONS (0°C ≤ T<sub>a</sub> ≤ 70°C)

Item	Symbol	Min.	Typ	Max.	Unit
Supply Voltage	VCC	4.5	5.0	5.5	V
	VSS	0.0	0.0	0.0	V
Input High Voltage	V <sub>IH</sub>	2.2	—	VCC + 0.5	V
Input Low Voltage	V <sub>IL</sub>	-3.0 <sup>1</sup>	—	0.8	V

Note: 1. Pulse width 10 ns, DC: -0.5V

■ DC AND OPERATING CHARACTERISTICS (VCC = 5.0V ± 10%, VSS = 0V, T<sub>a</sub> = 0 to +70°C)

Item	Symbol	Test Conditions	10			12			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
Input Leakage	I <sub>LI</sub>	VCC = 5.5V, V <sub>IN</sub> =0V to VCC	-	-	2	-	-	2	μA
Output Leakage Current	I <sub>LO</sub>	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ , $\overline{WE} = V_{IL}$ V <sub>IO</sub> = 0V to VCC	-	-	10	-	-	10	μA
Operating Power Supply Current	ICC	$\overline{CS} = V_{IL}$ , I <sub>I/O</sub> = 0mA	-	60	100	-	60	100	mA
Average Operating Current	ICC1	15ns cycle, I <sub>I/O</sub> = 0mA	-	130	180	-	120	175	mA
Standby Power Supply Current	ISB	$\overline{CS} = V_{IH}$ , V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	-	-	40	-	-	40	mA
	ISB1	$\overline{CS} \geq V_{CC} - 0.2V$ V <sub>IN</sub> ≤ 0.2V or V <sub>IN</sub> ≥ VCC - 0.2V	-	-	30	-	-	30	mA
Output Low Voltage	VOL	I <sub>OL</sub> = 8mA	-	-	0.4	-	-	0.4	V
Output High Voltage	VOH	I <sub>OH</sub> = .4mA	2.4	-	-	2.4	-	-	V



**■ AC CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ , unless otherwise noted.)

**• Read Cycle**

Item	Symbol	-10		-12		Unit
		Min.	Max.	Min.	Max.	
Read Cycle Time	$t_{RC}$	10	–	12		ns
Address Access Time	$t_{AA}$	–	10	–	12	ns
Chip Select Access Time	$t_{ACS}$	–	10	–	12	ns
Chip Selection to Output in Low Z	$t_{LZ}^{1,2}$	3	–	4	–	ns
Chip Deselection to Output in High Z	$t_{HZ}^{1,2}$	0	5	0	5	ns
Output Hold from Address Change	$t_{OH}$	3	–	4	–	ns

Notes: 1. This parameter is sampled and not 100% tested.

2. Transition is measured  $\pm 200$  mV from steady state voltage with specified loading in Load (B).

**• Write Cycle**

Item	Symbol	-10		-12		Unit
		Min.	Max.	Min.	Max.	
Write Cycle Time	$t_{WC}^1$	11	–	12	–	ns
Chip Selection to End of Write	$t_{CW}$	8	–	9	–	ns
Address Valid to End of Write	$t_{AW}$	10	–	11	–	ns
Address Setup Time	$t_{AS}$	0	–	0	–	ns
Write Pulse Width	$t_{WP}$	8	–	9	–	ns
Write Recovery Time	$t_{WR}$	0	–	0	–	ns
Data Valid to End of Write	$t_{DW}$	6	–	6	–	ns
Data Hold Time	$t_{DH}$	0	–	0	–	ns
Write Enable to Output in High Z	$t_{WZ}^{2,3}$	0	5	0	6	ns
Output Active from End of Write	$t_{OH}^{2,3}$	4	–	4	–	ns

Notes: 1. All Write Cycle timings are referenced from the last valid address to the first transitioning address.

2. This parameter is sampled and not 100% tested.

3. Transition is measured in  $\pm 200$  mV from steady state voltage with specified loading in Load (B).


• **Capacitance** ( $T_a = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$ )

Parameter	Symbol	Max.	Unit	Test Conditions
Input Capacitance	$C_{IN}$	6	pF	$V_{IN} = 0\text{V}$
Input/Output Capacitance	$C_{I/O}$	10	pF	$V_{I/O} = 0\text{V}$

Notes 1. This parameter is sampled and not 100% tested.

■ **AC TEST CONDITIONS**


- Input pulse levels:  $V_{SS}$  to 3.0V
- Input timing reference levels: 1.5V
- Output Load: See figure
- Input rise and fall times: 4ns
- Output reference levels: 1.5V




Note: \* Including scope and jig capacitance

■ TIMING WAVEFORMS


Read Cycle No. - 1<sup>1</sup>



Read Cycle - 2 1, 2, 3




Read Cycle -3 1, 2, 3



2




Write Cycle -1<sup>1</sup>



Note: 1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).


Write Cycle -2<sup>1</sup>



Note: 1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).




**Write Cycle – 3 1, 2**



- Notes: 1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).  
 2. During this period, I/O pins are in the output state so that the input state of opposite phase to the outputs must not be applied.


**Write Cycle – 4 1, 2 ( $\overline{OE} = \text{Clocked } \overline{CS}$  Controlled)**



- Note: 1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).




Write Cycle – 5 1, 2, 3, 4



- Notes: 1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).  
 2. During this period, I/O pins are output state so that the input signals of opposite phase to the outputs must not be applied.  
 3. Output data is the same phase of write data of this write cycle.  
 4. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.

Write Cycle – 6 1, 2, 6



- Notes: 1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).  
 2. If the  $\overline{CS}$  low transition occurs after the  $\overline{WE}$  low transition, output remain in a high impedance state.



# HM6709 Series

## 65536-word × 4-bit High Speed Hi-BiCMOS Static RAM

The HM6709 Series has been converted to the HM6709A Series. The new A Series is completely compatible with the non-A Series.

Please refer to the specification comparison below to assist in your conversion.

		HM6709				HM6709A						Unit
		20		25		15		20		25		
		min.	max.	min.	max.	min.	max.	min.	max.	min.	max.	
DC	IL <sub>I</sub>		2		2		2		2		2	μA
	IL <sub>O</sub>		10		10		10		10		10	μA
	I <sub>CC</sub>		100		100		100		100		100	mA
	I <sub>CC1</sub>		120		120		140		120		120	mA
	I <sub>sb</sub>		30		30		30		30		30	mA
	I <sub>sb1</sub>		10		10		10		10		10	mA
	V <sub>ol</sub>		0.4		0.4		0.4		0.4		0.4	V
	V <sub>oh</sub>	2.4		2.4		2.4		2.4		2.4		2.4
Read	t <sub>RC</sub>	20		25		15		20		25		ns
	t <sub>AA</sub>		20		25		15		20		25	ns
	t <sub>ACS</sub>		20		25		15		20		25	ns
	t <sub>OH</sub>	5		5		4		5		5		ns
	t <sub>LZ</sub>	0		0		4		★4		★4		ns
	t <sub>HZ</sub>	0	8	0	10	0	6	0	8	0	10	ns
	t <sub>OE</sub>	0	10	0	10	0	7	0	10	0	10	ns
	t <sub>OLZ</sub>	0		0		0		0		0		ns
Write	t <sub>WC</sub>	20		25		15		20		25		ns
	t <sub>CW</sub>	15		20		10		15		20		ns
	t <sub>AW</sub>	15		20		10		15		20		ns
	t <sub>AS</sub>	0		0		0		0		0		ns
	t <sub>WP</sub>	15		20		10		15		20		ns
	t <sub>WR</sub>	1.5		1.5		0		★0		★0		ns
	t <sub>DW</sub>	12		15		8		★10		★12		ns
	t <sub>DH</sub>	0		0		0		0		0		ns
	t <sub>WZ</sub>	0	8	0	10	0	6	0	8	0	10	ns
	t <sub>OHZ</sub>	0	8	0	10	0	6	0	8	0	10	ns
	t <sub>OW</sub>	0		0		0		0		0		ns

★ Modified specifications

2





# HM6709A Series

Preliminary

65536-Word × 4-Bit High Speed Static RAM



## ■ FEATURES

- 65536-words × 4 bit organization
- Fully TTL compatible input and output
- 1.0μm Hi-BiCMOS process
- +5V single supply
- Completely static memory  
No clock or timing strobe required
- Low power dissipation  
Operating: 450mW (typ.)
- Super fast  
Access time: 15/20/25 ns (max.)  
OE access time: 7/10/10ns (max.)


## ■ ORDERING INFORMATION

Type No.	Access Time	Package
HM6709AP-15	15ns	300 mil 28 pin Plastic DIP
HM6709AP-20	20ns	(DP-28N)
HM6709AP-25	25ns	
HM6709AJP-15	15ns	300 mil 28 pin Plastic SOJ
HM6709AJP-20	20ns	(CP-28DN)
HM6709AJP-25	25ns	

## ■ BLOCK DIAGRAM



## ■ PIN ARRANGEMENT



## ■ PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>15</sub>	Address Input
I/O <sub>1</sub> -I/O <sub>4</sub>	Data Input/Output
WE	Write Enable
CS	Chip Select
OE	Output Enable
V <sub>SS</sub>	Ground
V <sub>CC</sub>	Power Supply



### ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage to $V_{SS}$ Pin	$V_T$	-0.5 to +7.0	V
Power Dissipation	$P_T$	1.0	W
Operating Temperature Range	$T_{opr}$	0 to +70	°C
Storage Temperature Range (with bias)	$T_{stg(bias)}$	-10 to +85	°C
Storage Temperature Range	$T_{stg}$	-55 to +125	°C

### ■ RECOMMENDED DC OPERATING CONDITIONS ( $0^\circ\text{C} \leq T_a \leq 70^\circ\text{C}$ )

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0.0	0.0	0.0	V
Input High Voltage	$V_{IH}$	2.2	—	6.0	V
Input Low Voltage	$V_{IL}^*$	-3.0	—	0.8	V

\*Pulse width: 15ns, DC: -0.5V

### ■ FUNCTION TABLE

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Mode	$V_{CC}$ Current	I/O Pin	Ref. Cycle
H	H or L	H or L	Not Selected	$I_{SB}, I_{SB1}$	High Z	—
L	H	H	Output Disabled	$I_{CC}, I_{CC1}$	High Z	—
L	L	H	Read	$I_{CC}, I_{CC1}$	Data Out	Read Cycle (1) (2) (3)
L	H	L	Write	$I_{CC}, I_{CC1}$	Data In	Write Cycle (1) (2) (3) (4)
L	L	L		$I_{CC}, I_{CC1}$	Data In	Write Cycle (5) (6)

### ■ DC AND OPERATING CHARACTERISTICS ( $V_{CC}=5.0\text{ V} \pm 10\%$ , $T_a=0$ to $+70^\circ\text{C}$ )

Item	Symbol	Test Conditions	HM6709A-15			HM6709A-20/25			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
Input Leakage Current	$ I_{IL} $	$V_{CC}=5.5\text{ V}, V_{IN}=0\text{ V to }V_{CC}$	—	—	2	—	—	2	$\mu\text{A}$
Output Leakage Current	$ I_{LO} $	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ , $\overline{WE}=V_{IL}$ $V_{I/O}=0\text{ V to }V_{CC}$	—	—	10	—	—	10	$\mu\text{A}$
Operating Power Supply Current	$I_{CC}$	$\overline{CS}=V_{IL}, I_{I/O}=0\text{ mA}$	—	—	100	—	—	100	mA
Average Operating Current	$I_{CC1}$	min. cycle, Duty: 100% $I_{I/O}=0\text{ mA}$	—	—	140	—	—	120	mA
Standby Power Supply Current	$I_{SB}$	$\overline{CS}=V_{IH}, V_{IN}=V_{IH}$ or $V_{IL}$	—	—	30	—	—	30	mA
	$I_{SB1}$	$\overline{CS} \geq V_{CC}-0.2\text{ V}$ $V_{IN} \leq 0.2\text{ V}$ or $V_{IN} \geq V_{CC}-0.2\text{ V}$	—	—	10	—	—	10	mA
Output Low Voltage	$V_{OL}$	$I_{OL}=8\text{ mA}$	—	—	0.4	—	—	0.4	V
Output High Voltage	$V_{OH}$	$I_{OH}=-.4\text{ mA}$	2.4	—	—	2.4	—	—	V

### ■ CAPACITANCE ( $T_a=25^\circ\text{C}$ , $f=1\text{MHz}$ )

Item	Symbol	Max.	Unit	Test Condition
Input Capacitance	$C_{IN}^{(1)}$	6	pF	$V_{IN}=0\text{ V}$
Output Capacitance	$C_{I/O}^{(1)}$	10	pF	$V_{I/O}=0\text{ V}$

NOTES: 1. This parameter is sampled and not 100% tested.



■ AC CHARACTERISTICS ( $V_{CC}=5\text{ V} \pm 10\%$ ,  $T_a=0$  to  $+70^\circ\text{C}$ , unless otherwise noted.)

• Read Cycle

Item	Symbol	HM6709A-15		HM6709A-20		HM6709A-25		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	$t_{RC}$	15	—	20	—	25	—	ns
Address Access Time	$t_{AA}$	—	15	—	20	—	25	ns
Chip Select Access Time	$t_{ACS}$	—	15	—	20	—	25	ns
Chip Selection to Output in Low Z	$t_{LZ}^{1), 2)}$	4	—	4	—	4	—	ns
Output Enable to Output Valid	$t_{OE}$	0	7	0	10	0	10	ns
Output Enable to Output in Low Z	$t_{OLZ}^{1), 2)}$	0	—	0	—	0	—	ns
Chip Deselection to Output in High Z	$t_{HZ}^{1), 2)}$	0	6	0	8	0	10	ns
Output Hold from Address Change	$t_{OH}$	4	—	5	—	5	—	ns

**NOTES:** 1. This parameter is sampled and not 100% tested.  
 2. Transition is measured  $\pm 200\text{ mV}$  from steady state voltage with specified loading in Load(B).


• Write Cycle

Item	Symbol	HM6709A-15		HM6709A-20		HM6709A-25		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	$t_{WC}^{1)}$	15	—	20	—	25	—	ns
Chip Selection to End of Write	$t_{CW}$	10	—	15	—	20	—	ns
Address Valid to End of Write	$t_{AW}$	10	—	15	—	20	—	ns
Address Setup Time	$t_{AS}$	0	—	0	—	0	—	ns
Write Pulse Width	$t_{WP}$	10	—	15	—	20	—	ns
Write Recovery Time	$t_{WR}$	0	—	0	—	0	—	ns
Data Valid to End of Write	$t_{DW}$	8	—	10	—	12	—	ns
Data Hold Time	$t_{DH}$	0	—	0	—	0	—	ns
Write Enable to Output in High Z	$t_{WZ}^{2), 3)}$	0	6	0	8	0	10	ns
Output Disable to Output in High Z	$t_{OHZ}^{2), 3)}$	0	6	0	8	0	10	ns
Output Active from End of Write	$t_{OW}^{2), 3)}$	0	—	0	—	0	—	ns

**NOTES:** 1. All write cycle timings are referenced from the last valid address to the first transitioning address.  
 2. This parameter is sampled and not 100% tested.  
 3. Transition is measured  $\pm 200\text{ mV}$  from steady state voltage with specified loading in Load(B).

■ AC TEST CONDITIONS

- Input pulse levels:  $V_{SS}$  to 3.0 V
- Input timing reference levels: 1.5 V
- Output Load: See figure
- Input rise and fall times: 4ns
- Output reference levels: 2.5 V




\*Including scope and jig capacitance.




■ TIMING WAVEFORM


• Read Cycle (1) <sup>(1)</sup>



• Read Cycle (2) <sup>(1) (2) (3)</sup>




• Read Cycle (3) <sup>(1) (3) (4)</sup>




- NOTES:
1.  $\overline{WE} = V_{IH}$
  2.  $\overline{CS} = V_{IL}$ .
  3.  $\overline{OE} = V_{IL}$ .
  4. Address valid prior to or coincident with  $\overline{CS}$  transition low.




• Write Cycle (1) ( $\overline{OE} = H, \overline{WE}$  Controlled)




• Write Cycle (2) ( $\overline{OE} = H, \overline{CS}$  Controlled)



• Write Cycle (3) ( $\overline{OE}$  = Clocked,  $\overline{WE}$  Controlled)




• Write Cycle (4) ( $\overline{OE}$  = Clocked,  $\overline{CS}$  Controlled)




2



• Write Cycle (5) ( $\overline{OE} = L, \overline{WE}$  Controlled)



• Write Cycle (6) ( $\overline{OE} = L, \overline{CS}$  Controlled)



NOTES:

1. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
2. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
3. Output data is the same phase of write data of this write cycle.
4. If the  $\overline{CS}$  is low transition occurs after the  $\overline{WE}$  low transition, output remain in a high impedance state.
5. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.
6. If  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{OE}$  high transition or after the  $\overline{OE}$  transition, output remain in high impedance state.



# HM6709SH Series

Preliminary

## 65,536-words x 4-Bit High Speed Static Random Access Memory

### ■ FEATURES


- 65,536-words x 4 bit organization
- Directly TTL compatible input and output
- 0.8  $\mu\text{m}$  Hi-BiCMOS process
- +5V single supply
- Completely static memory
- No clock or timing strobe
- Low power dissipation (DC) operating: 400mW typ
- Super fast access time: 10/12ns (max)

### ■ ORDERING INFORMATION


Type No.	Organ-ization	Access Time	Package
HM6709SH-10	64kx4 with OE	10 ns	300 mil 28 pin Plastic SOJ (CP-28DN)
HM6709SH-12		12 ns	

### ■ PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>15</sub>	Address Input
I/O <sub>1</sub> -I/O <sub>4</sub>	Data Input/Output
$\overline{\text{WE}}$	Write Enable
$\overline{\text{CS}}$	Chip Select
$\overline{\text{OE}}$	Output Enable
V <sub>SS</sub>	Ground
NC	Not Connect




### HM6709SH Series



(Top View)

### ■ BLOCK DIAGRAM





■ TRUTH TABLE

Input			Output	Mode	VCC Current	Ref. Cycle
$\overline{CS}$	$\overline{WE}$	$\overline{OE}$				
H	X	X	High Z	Not Selected	ISB, ISB1	-
L	H	H	High Z	Output Disable	ICC, ICC1	-
L	H	L	Data In	Read	ICC, ICC1	Read Cycle (1), (2), (3)
L	L	H	Data In	Write	ICC, ICC1	Write Cycle (1), (2), (3), (4)
L	L	L	Data In	Write	ICC, ICC1	Write Cycle (5), (6)

■ ABSOLUTE MAXIMUM RATING

Item	Symbol	Rating	Unit
Supply Voltage <sup>1</sup>	VCC	-0.5 to +7.0	V
Voltage on any pin relative to VSS	V <sub>i</sub>	-0.5 to VCC+0.5	V
Power Dissipation	P <sub>t</sub>	1.0	W
Operating Temperature Range	T <sub>ppr</sub>	0 to +70	°C
Storage Temperature Range (with bias)	T <sub>stg</sub> (bias)	-10 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +125	°C

Note: 1. With respect to VSS.

■ RECOMMENDED DC OPERATING CONDITIONS (0°C ≤ T<sub>a</sub> ≤ 70°C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	VCC	4.5	5.0	5.5	V
	VSS	0.0	0.0	0.0	V
Input High Voltage	V <sub>IH</sub>	2.2	—	VCC + 0.5	V
	V <sub>IL</sub>	-3.0 <sup>1</sup>	—	0.8	V

Note: 1. Pulse width 10 ns, DC: -0.5V

■ DC AND OPERATING CHARACTERISTICS (VCC = 5.0V ± 10%, VSS = 0V, T<sub>a</sub> = 0°C to +70°C)

Item	Symbol	Test Conditions	-10			-12			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
Input Leakage	I <sub>IL1</sub>	VCC = 5.5V, V <sub>IN</sub> = 0V to VCC	-	-	2	-	-	2	μA
Output Leakage Current	I <sub>LO1</sub>	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ , $\overline{WE} = V_{IL}$ V <sub>IO</sub> = 0V to VCC	-	-	10	-	-	10	μA
Operating Power Supply Current	ICC	$\overline{CS} = V_{IL}$ , I <sub>I/O</sub> = 0mA	-	60	100	-	60	100	mA
Average Operating Current	ICC1	15ns cycle, I <sub>I/O</sub> = 0mA	-	130	180	-	120	175	mA
Standby Power Supply Current	ISB	$\overline{CS} = V_{IH}$ , V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	-	-	40	-	-	40	mA
	ISB1	$\overline{CS} \geq V_{CC} = 0.2V$ V <sub>IN</sub> ≤ 0.2V or V <sub>IN</sub> ≥ VCC = 0.2V	-	-	30	-	-	30	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8mA	-	-	0.4	-	-	0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = .4mA	2.4	-	-	2.4	-	-	V



**■ AC CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ , unless otherwise noted.)

**• Read Cycle**

Item	Symbol	-10		-12		Unit
		Min.	Max.	Min.	Max.	
Read Cycle Time	t <sub>RC</sub>	10	–	12	–	ns
Address Access Time	t <sub>AA</sub>	–	10	–	12	ns
Chip Select Access Time	t <sub>ACS</sub>	–	10	–	12	ns
Chip Selection to Output in Low Z	t <sub>LZ</sub> <sup>1,2</sup>	3	–	4	–	ns
Output Enable to Output Valid	t <sub>OE</sub>	–	5	–	6	ns
Output Enable to Output in Low Z	t <sub>OLZ</sub> <sup>1,2</sup>	0	–	0	–	ns
Chip Deselection to Output in High Z	t <sub>HZ</sub> <sup>1,2</sup>	0	5	0	5	ns
Output Hold from Address Change	t <sub>OH</sub>	3	–	4	–	ns

Notes: 1. This parameter is sampled and not 100% tested.

2. Transition is measured  $\pm 200$  mV from steady state voltage with specified loading in Load (B).

**• Write Cycle**

Item	Symbol	-10		-12		Unit
		Min.	Max.	Min.	Max.	
Write Cycle Time	t <sub>WC</sub> <sup>1</sup>	11	–	12	–	ns
Chip Selection to End of Write	t <sub>CW</sub>	8	–	9	–	ns
Address Valid to End of Write	t <sub>AW</sub>	10	–	11	–	ns
Address Setup Time	t <sub>AS</sub>	0	–	0	–	ns
Write Pulse Width	t <sub>WP</sub>	8	–	9	–	ns
Write Recovery Time	t <sub>WR</sub>	0	–	0	–	ns
Data Valid to End of Write	t <sub>DW</sub>	6	–	6	–	ns
Data Hold Time	t <sub>DH</sub>	0	–	0	–	ns
Write Enable to Output in High Z	t <sub>WZ</sub> <sup>2,3</sup>	0	5	0	6	ns
Output Disable to Output in High Z	t <sub>OHZ</sub> <sup>2,3</sup>	0	6	0	6	ns
Output Active from End of Write	t <sub>OW</sub> <sup>2,3</sup>	4	–	4	–	ns

Notes: 1. All Write Cycle timings are referenced from the last valid address to the first transitioning address.

2. This parameter is sampled and not 100% tested.

3. Transition is measured in  $\pm 200$  mV from steady state voltage with specified loading in load (B).




• **Capacitance**

Item	Symbol	Max.	Unit	Test Condition
Input Capacitance	$C_{in}^1$	6	pF	$V_{IN} = 0V$
Input/Output Capacitance	$C_{I/O}^1$	10	pF	$V_{I/O} = 0V$

■ **AC CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ ,  $T_a = \text{to } 70^\circ\text{C}$ )


**Test Conditions**

- Input pulse levels:  $V_{SS}$  to 3.0V
- Input timing reference levels: 1.5V
- Output Load: See figure
- Input rise and fall times: 4ns
- Output reference levels: 1.5V




Note: \* Including scope and jig capacitance

■ READ CYCLE (1)<sup>1</sup>




Notes: 1.  $\overline{WE} = V_{IH}$

■ READ CYCLE (2)<sup>1,2,3</sup>



Notes: 1.  $\overline{WE} = V_{IH}$   
 2.  $\overline{CS} = V_{IL}$   
 3.  $OE = V_{IL}$

■ READ CYCLE (3)<sup>1,2,3</sup>




Notes: 1.  $\overline{WE} = V_{IH}$   
 2.  $OE = V_{IL}$   
 3. Address valid prior to or coincident with  $\overline{CS}$  transition low.

2




■ WRITE CYCLE (1)<sup>1</sup> ( $\overline{OE} = H, \overline{WE}$  Controlled)



Notes: 1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).


■ WRITE CYCLE (2)<sup>1</sup> ( $\overline{OE} = H, \overline{CS}$  Controlled)



Notes: 1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).




■ **WRITE CYCLE (3)<sup>1,2</sup>** ( $\overline{OE}$  = Clocked,  $\overline{WE}$  Controlled)



- Notes: 1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).  
 2. During this period, I/O pins are in the output state so that the input state of opposite phase to the outputs must not be applied.


■ **WRITE TIMING WAVEFORM (4)<sup>1,2</sup>** ( $\overline{OE}$  = Clocked  $\overline{CS}$  Controlled)



- Notes: 1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).




■ WRITE CYCLE (5) 1,2,3,4 ( $\overline{OE} = L, \overline{WE}$  Controlled)



- Notes:
1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).
  2. During this period, I/O pins are output state so that the input signals of opposite phase to the outputs must not be applied.
  3. Output data is the same phase of write data of this write cycle.
  4. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.

■ WRITE CYCLE (6) 1,2,3,4 ( $\overline{OE} = L, \overline{CS}$  Controlled)



- Notes:
1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).
  2. If the  $\overline{CS}$  low transition occurs after the  $\overline{WE}$  low transition, output remain in a high impedance state.



# HM6207H Series

## 262144-Word × 1-Bit High Speed CMOS Static RAM

The Hitachi HM6207H is a high speed 256k static RAM organized as 256k-word × 1 bit. It realizes high speed access time (25/35 ns) and low power consumption, employing CMOS process technology and high speed circuit designing technology. It is most advantageous wherever high speed and high density memory is required.

The HM6207H is packaged in the industry standard 300-mil, 24-pin, plastic DIP. The HM6207H is also available in a 300-mil, 24-pin plastic SOJ package for high density mounting. The low power versions are ideal for battery backed systems.

### Features


- Single 5 V supply and high density 24-pin package
- High speed  
Access time: 25/35 ns (max.)
- Low power  
Active: 300 mW (typ.)  
Standby: 100  $\mu$ W (typ.)  
30  $\mu$ W (typ.) (L-version)
- Completely static memory requires  
No clock or timing strobe requires
- Equal access and cycle time
- All inputs and outputs TTL compatible
- Capability of battery back up operation (L-version)

### Ordering Information


Type No.	Access Time	Package
HM6207HP-25	25 ns	300-mil
HM6207HP-35	35 ns	24-pin
HM6207HLP-25	25 ns	plastic DIP
HM6207HLP-35	35 ns	(DP-24NC)
HM6207HJP-25	25 ns	300-mil
HM6207HJP-35	35 ns	24-pin
HM6207HJLP-25	25 ns	plastic SOJ
HM6207HJLP-35	35 ns	(CP-24D)

### Pin Description

Pin Name	Function
A0 – A17	Address
Din	Data input
Dout	Data output
CS	Chip select
WE	Write enable
Vcc	Power supply
Vss	Ground




### Pin Arrangement





**Block Diagram**



**Function Table**

CS	WE	Mode	Vcc Current	I/O Pin	Ref. Cycle
H	x	Not selected	Isb, Isb1	High-Z	—
L	H	Read	Icc	Dout	Read cycle
L	L	Write	Icc	High-Z	Write cycle

Note: x means don't care.

**Absolute Maximum Ratings**

Item	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin	-0.5*1 to +7.0	V
Power dissipation	P1	1.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-10 to +85	°C

Note: \*1. Vin min = -2.5 V for pulse width ≤ 10 ns.



**Recommended DC Operating Conditions** (Ta = 0 to +70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	V
Input high (logic 1) voltage	V <sub>HI</sub>	2.2	—	6.0	V
Input low (logic 0) voltage	V <sub>LI</sub>	-0.5 <sup>*1</sup>	—	0.8	V

Note: \*1. V<sub>LI</sub> min = -2.0 V for pulse width ≤ 10 ns.

**DC Characteristics** (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%, V<sub>SS</sub> = 0 V)

Item	Symbol	Min.	Typ. <sup>*1</sup>	Max.	Unit	Test Conditions
Input Leakage Current	I <sub>LI</sub>	—	—	2.0	μA	V <sub>CC</sub> = Max. V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Output Leakage Current	I <sub>LO</sub>	—	—	10.0	μA	$\overline{CS} = V_{IH}$ V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Operating Power Supply Current	I <sub>CC</sub>	—	60	100	mA	$\overline{CS} = V_{LI}$ , I <sub>I/O</sub> = 0 mA, Min. Cycle, Duty = 100%
Standby Power Supply Current	I <sub>SB</sub>	—	15	30	mA	$\overline{CS} = V_{IH}$ , Min. Cycle
Standby Power Supply Current	"H" Version I <sub>SB</sub>	—	20	40	mA	
Standby Power Supply Current (I)	I <sub>SB1</sub>	—	20	2000	μA	$\overline{CS} \geq V_{CC} - 0.2 V$ 0 V ≤ V <sub>in</sub> ≤ 0.2 V or V <sub>in</sub> ≥ V <sub>CC</sub> - 0.2V
Standby Power Supply Current (I)	L-Version I <sub>SB1</sub>	—	6	100	μA	
Output Low Voltage	V <sub>OL</sub>	—	—	0.4	V	I <sub>OL</sub> = 8 mA
Output High Voltage	V <sub>OH</sub>	2.4	—	—	V	I <sub>OH</sub> = -4.0 mA

Note: \*1. Typical limits are at V<sub>CC</sub> = 5.0 V, Ta = +25°C and specified loading.

**Capacitance** (Ta = 25°C, f = 1MHz)<sup>\*1</sup>


Item	Symbol	Min	Max	Unit	Test Conditions
Input capacitance	C <sub>in</sub>	—	6	pF	V <sub>in</sub> = 0 V
Output capacitance	C <sub>out</sub>	—	10	pF	V <sub>out</sub> = 0 V

Note: \*1. This parameter is sampled and not 100% tested.

**AC Characteristics** (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%, unless otherwise noted.)

**Test Conditions**

- Input pulse levels: V<sub>SS</sub> to 3.0 V
- Input and output timing reference levels : 1.5 V
- Input rise and fall times: 5 ns
- Output load: See Figures



Note: \* Including scope & jig.




Read Cycle


Item	Symbol	HM6207H-25		HM6207H-35		Unit
		Min.	Max.	Min.	Max.	
Read Cycle Time	$t_{RC}$	25	—	35	—	ns
Address Access Time	$t_{AA}$	—	25	—	35	ns
Chip Select Access Time	$t_{ACS}$	—	25	—	35	ns
Output Hold From Address Change	$t_{OH}$	5	—	5	—	ns
Chip Selection to Output in Low-Z	$t_{LZ}^{*1}$	5	—	5	—	ns
Chip Deselection to Output in High-Z	$t_{HZ}^{*1}$	0	12	0	20	ns
Chip Selection to Power Up Time	$t_{PU}$	0	—	0	—	ns
Chip Selection to Power Down Time	$t_{PD}$	—	15	—	25	ns

Note: \*1 Transition is measured  $\pm 200$  mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.

Read Timing Waveform (1) \*1, \*2



Read Timing Waveform (2) \*1, \*3



- Notes: \*1.  $\overline{WE}$  is high for read cycle.
- \*2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
- \*3. Address valid prior to or coincident with  $\overline{CS}$  transition low.




■ Write Cycle

Item	Symbol	HM6207H-25		HM6207H-35		Unit
		Min.	Max.	Min.	Max.	
Write Cycle Time	$t_{WC}$	25	—	35	—	ns
Chip Selection to End of Write	$t_{CW}$	20	—	30	—	ns
Address Valid to End of Write	$t_{AW}$	20	—	30	—	ns
Address Setup Time	$t_{AS}$	0	—	0	—	ns
Write Pulse Width		20	—	30	—	ns
	"H" Version			25		
Write Recovery Time	$t_{WR}$	3	—	3	—	ns
Data Valid to End of Write	$t_{DW}$	15	—	20	—	ns
Data Hold Time	$t_{DH}$	0	—	0	—	ns
Write Enabled to Output in High-Z	$t_{WZ}^{*1}$	0	8	0	10	ns
Output Active From End of Write	$t_{OW}^{*1}$	0	—	0	—	ns


Note: \*1 Transition is measured  $\pm 200$  mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.



Write Timing Waveform (1) ( $\overline{WE}$  Controlled)



Write Timing Waveform (2) ( $\overline{CS}$  Controlled)



- Notes:
- \*1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
  - \*2.  $t_{WZ}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
  - \*3. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, the output buffers remain in a high impedance state.
  - \*4.  $D_{out}$  is the same phase of write data of this write cycle, if  $t_{WZ}$  is long enough.


Low  $V_{CC}$  Data Retention Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ )

These characteristics are guaranteed only for L-version.

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	—	V	$\overline{CS} \geq V_{CC} - 0.2 \text{ V}$ , $V_{in} \geq V_{CC} - 0.2 \text{ V}$ or $0 \text{ V} \leq V_{in} \leq 0.2 \text{ V}$
Data retention current	$I_{CCDR}$	—	1	$50^{*2}$	$\mu\text{A}$	
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	
Operation recovery time	$t_R$	$t_{RC}^{*1}$	—	—	ns	

- Notes:
- \*1.  $t_{RC}$  = read cycle time.
  - \*2.  $V_{CC} = 3.0 \text{ V}$ .

Low  $V_{CC}$  Data Retention Timing Waveform



# HM6707 Series

262144-word × 1-bit High Speed Hi-BiCMOS Static RAM

The HM6707 Series has been converted to the HM6707A Series. The new A Series is completely compatible with the non-A Series.

Please refer to the specification comparison below to assist in your conversion.

		HM6707				HM6707A						Unit	
		20		25		15		20		25			
		min.	max.	min.	max.	min.	max.	min.	max.	min.	max.		
DC	IL <sub>I</sub>		2		2		2		2		2	μA	
	IL <sub>O</sub>		10		10		10		10		10	μA	
	I <sub>cc</sub>		100		100		100		100		100	mA	
	I <sub>cc</sub> I		120		120		140		120		120	mA	
	I <sub>sb</sub>		30		30		30		30		30	mA	
	I <sub>sb</sub> I		10		10		10		10		10	mA	
	V <sub>ol</sub>		0.4		0.4		0.4		0.4		0.4	V	
	V <sub>oh</sub>	2.4		2.4		2.4		2.4		2.4		V	
Read	t <sub>RC</sub>		20		25		15		20		25	ns	
	t <sub>AA</sub>		20		25		15		20		25	ns	
	t <sub>ACS</sub>		20		25		15		20		25	ns	
	t <sub>OH</sub>		5		5		4		5		5	ns	
	t <sub>LZ</sub>		5/0		5/0		4		★5		★5	ns	
	t <sub>HZ</sub>		0	8	0	15/10	0	6	0	8	0	★10	ns
Write	t <sub>WC</sub>		20		25		15		20		25	ns	
	t <sub>CW</sub>		15		20		10		15		20	ns	
	t <sub>AW</sub>		15		20		10		15		20	ns	
	t <sub>AS</sub>		0		0		0		0		0	ns	
	t <sub>WP</sub>		15		20		10		15		20	ns	
	t <sub>WR</sub>		1.5		3		0		★0		★0	ns	
	t <sub>DW</sub>		15/12		20/15		8		★10		★12	ns	
	t <sub>DH</sub>		0		0		0		0		0	ns	
	t <sub>WZ</sub>		0	15/8	0	15/10	0	6	0	8	0	10	ns
	t <sub>OHZ</sub>		0		0		0		0		0	ns	

★ Modified specifications



# HM6707A Series


## 262144-Word × 1-Bit High Speed Static RAM

### ■ FEATURES


- 262144-words × 1 bit organization
- Fully TTL compatible input and output
- 1.0 $\mu$  Hi-BiCMOS process
- +5V single supply
- Completely static memory  
No clock or timing strobe required
- Low power dissipation  
Operating: 450mW typ.
- Super fast  
Access time: 15/20/25ns (max.)

### ■ ORDERING INFORMATION

HM6707AP-15	15ns	300 mil 24 pin
HM6707AP-20	20ns	Plastic DIP
HM6707AP-25	25ns	(DP-24NC)
HM6707AJP-15	15ns	300 mil 24 pin
HM6707AJP-20	20ns	Plastic SOJ
HM6707AJP-25	25ns	(CP-24D)




### ■ BLOCK DIAGRAM



### ■ FUNCTION TABLE

$\overline{CS}$	$\overline{WE}$	Mode	Output	$V_{CC}$ Current
H	X	Not Selected	High Z	$I_{SB}, I_{SB1}$
L	H	Read	$D_{out}$	$I_{CC}, I_{CC1}$
L	L	Write	High Z	$I_{CC}, I_{CC1}$

### ■ PIN ARRANGEMENT



### ■ PIN DESCRIPTION

Pin Name	Function
$A_0-A_{17}$	Address Input
$D_{in}$	Data Input
$D_{out}$	Data Output
$\overline{WE}$	Write Enable
$\overline{CS}$	Chip Select
$V_{SS}$	Ground
$V_{CC}$	Power Supply



### ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage to V <sub>SS</sub> Pin	V <sub>T</sub>	-0.5 to +7.0	V
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature Range	T <sub>opr</sub>	0 to +70	°C
Storage Temperature Range (with bias)	T <sub>stg(bias)</sub>	-10 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +125	°C

### ■ RECOMMENDED DC OPERATING CONDITIONS (Ta=0 to +70°C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0.0	0.0	0.0	V
Input High Voltage	V <sub>IH</sub>	2.2	—	V <sub>CC</sub> + 0.5	V
Input Low Voltage	V <sub>IL</sub>	-3.0*	—	0.8	V

**NOTE:** Pulse width 20ns, DC: -0.5 V

### ■ DC AND OPERATING CHARACTERISTICS (V<sub>CC</sub>=5.0 V ± 10%, Ta=0 to 70°C)

Item	Symbol	Test Conditions	HM6707A-15			HM6707A-20/25			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
Input Leakage Current	I <sub>IL</sub>	V <sub>CC</sub> =5.5 V, V <sub>IN</sub> =0 V to V <sub>CC</sub>	—	—	2	—	—	2	μA
Output Leakage Current	I <sub>LO</sub>	$\overline{CS}$ =V <sub>IH</sub> , V <sub>OUT</sub> =0 V to V <sub>CC</sub>	—	—	10	—	—	10	μA
Operating Power Supply Current	I <sub>CC</sub>	$\overline{CS}$ =V <sub>IL</sub> , I <sub>OUT</sub> =0 mA	—	—	100	—	—	100	mA
Average Operating Current	I <sub>CC1</sub>	min. cycle, Duty: 100%, I <sub>OUT</sub> =0 mA	—	—	140	—	—	120	mA
Standby Power Supply Current	I <sub>SB</sub>	$\overline{CS}$ =V <sub>IH</sub> , V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>	—	—	30	—	—	30	mA
	I <sub>SB1</sub>	$\overline{CS}$ ≥ V <sub>CC</sub> -0.2 V V <sub>IN</sub> ≤ 0.2 V or V <sub>IN</sub> ≥ V <sub>CC</sub> -0.2 V	—	—	10	—	—	10	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> =8 mA	—	—	0.4	—	—	0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> =-4 mA	2.4	—	—	2.4	—	—	V

### ■ AC CHARACTERISTICS (V<sub>CC</sub>=5 V ± 10%, Ta=0°C to 70°C, unless otherwise noted.)

#### • Read Cycle

Item	Symbol	HM6707A-15		HM6707A-20		HM6707A-25		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	t <sub>RC</sub>	15	—	20	—	25	—	ns
Address Access Time	t <sub>AA</sub>	—	15	—	20	—	25	ns
Chip Select Access Time	t <sub>ACS</sub>	—	15	—	20	—	25	ns
Output Hold from Address Change	t <sub>OH</sub>	4	—	5	—	5	—	ns
Chip Selection to Output in Low Z	t <sub>LZ</sub> <sup>(1), 2)</sup>	4	—	5	—	5	—	ns
Chip Deselection to Output in High Z	t <sub>HZ</sub> <sup>(1), 2)</sup>	0	6	0	8	0	10	ns

**NOTES:** 1. This parameter is sampled and not 100% tested.

2. Transition is measured ±200 mV from steady state voltage with specified loading in Load(B).





• Write Cycle

Item	Symbol	HM6707A-15		HM6707A-20		HM6707A-25		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	$t_{WC}^{1)}$	15	—	20	—	25	—	ns
Chip Selection to End of Write	$t_{CW}$	10	—	15	—	20	—	ns
Address Valid to End of Write	$t_{AW}$	10	—	15	—	20	—	ns
Address Setup Time	$t_{AS}$	0	—	0	—	0	—	ns
Write Pulse Width	$t_{WP}$	12	—	15	—	20	—	ns
Write Recovery Time	$t_{WR}$	0	—	0	—	0	—	ns
Data Valid to End of Write	$t_{DW}$	10	—	10	—	12	—	ns
Data Hold Time	$t_{DH}$	0	—	0	—	0	—	ns
Write Enable to Output in High Z	$t_{WZ}^{2), 3)}$	0	6	0	8	0	10	ns
Output Active from End of Write	$t_{OW}^{2), 3)}$	0	—	0	—	0	—	ns

- NOTES:** 1. All write cycle timings are referenced from the last valid address to the first transitioning address.  
 2. This parameter is sampled and not 100% tested.  
 3. Transition is measured  $\pm 200$  mV from steady state voltage with specified loading in Load(B).


■ CAPACITANCE (Ta=25°C, f=1MHz)

Item	Symbol	Max.	Unit	Test Condition
Input Capacitance	$C_{IN}^{1)}$	6	pF	$V_{IN}=0$ V
Output Capacitance	$C_{OUT}^{1)}$	10	pF	$V_{OUT}=0$ V

- NOTES:** 1. This parameter is sampled and not 100% tested.

■ AC TEST CONDITIONS

- Input pulse levels:  $V_{SS}$  to 3.0 V
- Input timing reference levels: 1.5 V
- Output Load: See figure
- Input rise and fall times: 4ns
- Output reference levels: 1.5 V




\*Including scope and jig capacitance.




■ TIMING WAVEFORM

• Read Cycle (1) <sup>(1)</sup>




• Read Cycle (2) <sup>(2)</sup>



**NOTES:**


1.  $\overline{WE}$  is high and  $\overline{CS}$  is low for READ cycle.
2. Addresses valid prior to or coincident with  $\overline{CS}$  transition low.
3. Transition is measured  $\pm 200mV$  from steady state voltage with specified loading in Load B.

• Write Cycle (1) ( $\overline{WE}$  Controlled)



- NOTES:**
1. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Load B.
  2. If  $\overline{CS}$  goes high simultaneously with  $\overline{WE}$  high, the output remains in a high impedance state.

• Write Cycle (2) ( $\overline{CS}$  Controlled)



- NOTES:**
1. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Load B.




## 32,768-Word x 9-Bit High Speed CMOS Static Ram

### ■ FEATURES


- High speed: fast access time 15/20 ns (max)
- Low Power
  - Standby: 15 $\mu$ W (typ.) (L-version)
  - Operation: 350mW (typ.)
- Single 5V supply
- Completely static memory
  - No clock or timing strobe required
- Equal access and cycle times
- Common data input and output—Three state output
- Directly TTL compatible—All inputs and outputs

### ■ ORDERING INFORMATION

Type No.	Access	Package
HM62932JP-15	15 ns	300 mil 32 pin
HM62932JP-20	20 ns	
HM62932LJP-15	15 ns	Plastic SOJ (CP-32DN)
HM62932LJP-20	20 ns	




### ■ PIN ARRANGEMENT



### ■ PIN DESCRIPTION

Pin Name	Function
A0–A14	Address
I/O1–I/O9	Data Input/Output
$\overline{CS}_1$	Chip Select 1
$\overline{CS}_2$	Chip Select 2
$\overline{WE}$	Write Enable
$\overline{OE}$	Output Enable
VCC	Power Supply
VSS	Ground

■ BLOCK DIAGRAM



■ FUNCTION TABLE

CS <sub>1</sub>	CS <sub>2</sub>	OE	WE	Mode	VCC Current	I/O Pin	Ref. Cycle
H	X	X	X	Standby	ISB, ISB1	High-Z	—
L	L	X	X	Standby	ICC	High-Z	—
L	H	H	H	Output Disable	ICC	High-Z	—
L	H	L	H	Read	ICC	Dout	Read Cycle 1,2,3
L	H	H	L	Write	ICC	Din	Write Cycle 1
L	H	L	L	Write	ICC	Din	Write Cycle 2

Note: X: H or L



## ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage I	VCC	-0.5 <sup>2</sup> + 7.0	V
Voltage on any pin relative to VSS <sup>1</sup>	V <sub>T</sub>	-0.5 <sup>2</sup> to VCC + 0.5	V
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature Range	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	-55 to +125	°C
Storage Temperature Under Bias	T <sub>bias</sub>	-10 to +85	°C

Note: 1. With respect to VSS

2. VCC and V<sub>T</sub> min = -2.5V for pulse width 10ns

## ■ RECOMMENDED DC OPERATING CONDITIONS (T<sub>a</sub> = 0 to +70°C)

Item	Symbol	Min.	Typ	Max.	Unit
Supply Voltage	VCC	4.5	5.0	5.5	V
	VSS	0	0	0	V
Input High (Logic 1) Voltage	V <sub>IH</sub>	2.2	—	VCC + 0.5	V
Input Low (Logic 0) Voltage	V <sub>IL</sub>	-0.5 <sup>1</sup>	—	0.8	V

Note: 1. V<sub>IL</sub> min = -2.0V for pulse width 10ns.

## ■ DC CHARACTERISTICS (T<sub>a</sub> = 0 to +70°C, VCC = 5V ± 10%, VCC = 0V)

Item	Symbol	Min.	Typ <sup>1</sup>	Max.	Unit	Test Conditions
Input Leakage Current	I <sub>LI</sub>	—	—	2.0	μA	VCC = 5.5V., V <sub>in</sub> = VSS to VCC
Output Leakage Current	I <sub>LO</sub>	—	—	2.0	μA	Output Disable V <sub>I/O</sub> = VSS to VCC
Operating VCC Current	I <sub>CC</sub>	—	70	TBD	mA	$\overline{CS}_1 = V_{IL}$ I <sub>out</sub> = 0 mA, min. cycle
Standby VCC Current	I <sub>SB</sub>	—	30	TBD	mA	$\overline{CS}_1 = V_{IH}$ , min cycle
Standby VCC Current (1)	I <sub>SB1</sub> (L-version)	—	0.02	2.0	mA	*2
		—	0.003	0.1		
Output Low Voltage	V <sub>OL</sub>	—	—	0.4	V	I <sub>OL</sub> = 8 mA
Output High Voltage	V <sub>OH</sub>	2.4	—	—	V	I <sub>OH</sub> = -4.0 mA

Note: 1. Typical limits are at VCC = 5.0 V, T<sub>a</sub> = 25°C and specified loading.

2.  $\overline{CS}_1$  VCC -0.2V, 0V V<sub>in</sub> 0.2V or VCC -0.2V V<sub>in</sub>

## ■ CAPACITANCE (T<sub>a</sub> = 25°C, f = 1.0 MHz)<sup>1</sup>

Item	Symbol	Min	Typ.	Max.	Unit	Test Conditions
Input Capacitance	C <sub>in</sub>	—	—	6	pF	V <sub>in</sub> = 0V
Output Capacitance	C <sub>out</sub>	—	—	10	pF	V <sub>I/O</sub> = 0V


Note: 1. This parameter is sampled and not 100% tested.<sup>5</sup>




■ **AC CHARACTERISTICS** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} 5\text{V} \pm 10\%$ , unless otherwise noted.)

**Test Conditions**

- Input pulse levels:  $V_{SS}$  to  $3.0\text{V}$
- Input rise and fall times:  $4\text{ns}$
- Input and Output timing reference levels:  $1.5\text{V}$
- Output load: See figures



Output Load (A)  
\* Including scope & jig.




Output Load (B)  
(for  $t_{CHZ}$ ,  $t_{CLZ}$ ,  $t_{WHZ}$  &  $t_{OW}$ )

■ **READ CYCLE**


Item	Symbol	HM62932-15		HM62932-20		Unit
		Min	Max	Min	Max	
Read Cycle Time	$t_{RC}$	15	—	20	—	ns
Address Access Time	$t_{AA}$	—	15	—	20	ns
Chip Select Access Time	$t_{C01}$	—	15	—	20	ns
	$t_{C02}$	—	7	—	10	ns
Chip Selection to Output in Low-Z	$t_{CLZ1}^1$	3	—	3	—	ns
	$t_{CLZ2}^1$	0	—	0	—	ns
Output Enable to Output Valid	$t_{OE}$	—	7	—	10	ns
Output Enable to Output in Low-Z	$t_{OLZ}^1$	0	—	0	—	ns
Chip deselection to Output in High-Z	$t_{CHZ1}$ , $t_{CHZ2}^{*1}$	0	7	0	10	ns
Chip Disable to Output in High-Z	$t_{OHZ}^1$	0	7	0	10	ns
Output Hold from Address Change	$t_{OH}$	3	—	3	—	ns




■ READ TIMING WAVEFORM (1)<sup>1, 2</sup>



■ READ TIMING WAVEFORM (2)<sup>\*2, \*3, \*5</sup>



■ READ TIMING WAVEFORM (3)<sup>\*1, \*2, \*4, \*5</sup>



- Notes:
1. Transition is measured  $\pm 200$  mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
  2.  $\overline{WE}$  is high for read cycle.
  3. Device is continuously selected,  $\overline{CS1} = V_{IL}$  and  $CS2 = V_{IH}$ .
  4. Address valid prior to or coincident with  $\overline{CS1}$  transition low and  $CS2$  transition high.
  5.  $\overline{OE} = V_{IL}$ .







■ WRITE CYCLE

Parameter	Symbol	HM62932-15		HM62932-20		Unit
		Min	Max	Min	Max	
Write Cycle Time	t <sub>WC</sub>	15	—	20	—	ns
Chip Selection to End of Write	t <sub>CW</sub>	10	—	12	—	ns
Address Valid to End of Write	t <sub>AW</sub>	13	—	15	—	ns
Address Setup Time	t <sub>AS</sub>	0	—	0	—	ns
Write Pulse Width	t <sub>WP</sub>	10	—	12	—	ns
Write Recovery Time	t <sub>WR</sub>	0	—	0	—	ns
Output Disable to Output in High-Z	t <sub>OHZ</sub> <sup>1</sup>	0	7	0	10	ns
Write to Output in High-Z	t <sub>WHZ</sub> <sup>1</sup>	0	7	0	10	ns
Data to Write Time Overlap	t <sub>DW</sub>	8	—	10	—	ns
Data Hold From Write Time	t <sub>DH</sub> <sup>1</sup>	0	—	0	—	ns
Output Active from End of Write	t <sub>OW</sub> <sup>1</sup>	3	—	3	—	ns

■ WRITE TIMING WAVEFORM (1)



■ WRITE TIMING WAVEFORM (2)\*6



2

- Notes:
1. Transition is measured  $\pm 200$  mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.
  2. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS1}$ , a high  $CS2$ , and a low  $\overline{WE}$ .
  3.  $t_{WR}$  is measured from the earlier of  $\overline{CS1}$  or  $\overline{WE}$  going high or  $CS2$  going low to the end of write cycle.
  4. During this period, I/O pins are in the output state so that the input signals of the opposite phase to outputs must not be applied.
  5. If the  $\overline{CS1}$  low or  $CS2$  high transition occurs simultaneously with the  $\overline{WE}$  low transitions or after the  $\overline{WE}$  transition, output remain in a high impedance state.
  6.  $\overline{OE}$  is continuously low, ( $\overline{OE} = V_{IL}$ )
  7.  $Dout$  is the same phase of write data of this write cycle.
  8.  $Dout$  is read data of next address.
  9. If  $\overline{CS1}$  is low and  $CS2$  high during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
  10.  $\overline{WE}$  or  $\overline{CS1}$  must be high during all address transitions except when device is disable with  $\overline{CS1}$  or  $CS2$ .




■ **LOW V<sub>CC</sub> DATA RETENTION CHARACTERISTICS** (T<sub>a</sub> = 0 to +70°C)

This characteristic is guaranteed only for L version.

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
V <sub>CC</sub> for Data Retention	V <sub>DR</sub>	—	—	—	V	$\overline{CS}_1$ V <sub>CC</sub> - 0.2V, V <sub>in</sub> V <sub>CC</sub> - 0.2V or 0V V <sub>in</sub> 0.2V
Data Retention Current	I <sub>CCDR</sub>	—	2	50 <sup>1</sup>	μA	
Chip Deselect to Data Retention Time	t <sub>CDR</sub>	0	—	—	ns	
Operation Recovery Time	t <sub>R</sub>	5	—	—	ms	

Note: 1. V<sub>CC</sub> = 3.0V

■ **LOW V<sub>CC</sub> DATA RETENTION TIMING WAVEFORM**



# HM62D932 Series

Preliminary


## 32,768-Word x 9-Bit High Speed CMOS Static Ram with Address Latch

### ■ FEATURES


- High speed: fast access time 15/20 ns (max.)
- Low Power
  - Standby: 15 $\mu$ W (typ.) (L-version)
  - Operation: 350mW (typ.)
- Single 5V supply
- Address Latch
- Common data input and output—Three state output
- Directly TTL compatible—All inputs and outputs

### ■ ORDERING INFORMATION

Type No.	Access	Package
HM62D932JP-15	15 ns	300 mil 32 pin Plastic SOJ (CP-32DN)
HM62D932JP-20	20 ns	
HM62D932LJP-15	15 ns	300 mil 32 pin Plastic SOJ (CP-32DN)
HM62D932LJP-20	20 ns	



### ■ PIN ARRANGEMENT



### ■ PIN DESCRIPTION

Pin Name	Function
A0-A14	Address
ALE	Address Latch Enable
I/O <sub>1</sub> -I/O <sub>9</sub>	Data Input/Output
$\overline{CS}_1$	Chip Select 1
$\overline{CS}_2$	Chip Select 2
$\overline{WE}$	Write Enable
$\overline{OE}$	Output Enable
VCC	Power Supply
VSS	Ground





## ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage 1	VCC	$-0.5^2 + 7.0$	V
Voltage on Any Pin Relative to VSS <sup>1</sup>	V <sub>T</sub>	$-0.5^2$ to VCC + 0.5	V
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature Range	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	-55 to +125	°C
Storage Temperature Under Bias	T <sub>bias</sub>	-10 to +85	°C

Notes: 1. With respect to VSS  
2. VCC and V<sub>T</sub> min = -2.5V for pulse width 10ns

## ■ RECOMMENDED DC OPERATING CONDITIONS (T<sub>a</sub> = 0 to +70°C)

Item	Symbol	Min.	Typ	Max.	Unit
Supply Voltage	VCC	4.5	5.0	5.5	V
	VSS	0	0	0	V
Input High (Logic 1) Voltage	V <sub>IH</sub>	2.2	—	VCC + 0.5	V
Input Low (Logic 0) Voltage	V <sub>IL</sub>	-0.5 <sup>1</sup>	—	0.8	V

Note: \*1. V<sub>IL</sub> min = -2.0V for pulse width 10ns.

## ■ DC CHARACTERISTICS (T<sub>a</sub> = 0 to +70°C, VCC = 5V ± 10%, VSS = 0V)

Item	Symbol	Min.	Typ <sup>1</sup>	Max.	Unit	Test Conditions
Input Leakage Current	I <sub>LI</sub>	—	—	2.0	μA	VCC = 5.5V, V <sub>in</sub> = VSS to VCC
Output Leakage Current	I <sub>LO</sub>	—	—	2.0	μA	Output Disable V <sub>I/O</sub> = VSS to VCC
Operating VCC Current	I <sub>CC</sub>	—	70	TBD	mA	$\overline{CS}_1 = V_{IL}$ I <sub>out</sub> = 0mA, min. cycle
Standby VCC Current	I <sub>SB</sub>	—	30	TBD	mA	$\overline{CS}_1 = V_{IH}$ , min. cycle
Standby VCC Current (1)	I <sub>SB1</sub> (L-version)	—	0.02	2.0	mA	2
		—	0.003	0.1		
Output Low Voltage	V <sub>OL</sub>	—	—	0.4	V	I <sub>OL</sub> = 8 mA
Output High Voltage	V <sub>OH</sub>	2.4	—	—	V	I <sub>OH</sub> = -4.0 mA

Not 1. Typical limits are at VCC = 5.0V, T<sub>a</sub> = 25°C and specified loading.  
2.  $\overline{CS}_1$  VCC -0.2V, 0V V<sub>in</sub> 0.2V or VCC -0.2V V<sub>in</sub>.

## ■ CAPACITANCE (T<sub>a</sub> = 25°C, f = 1.0 MHz)<sup>1</sup>


Item	Symbol	Min	Typ.	Max.	Unit	Test Conditions
Input Capacitance	C <sub>in</sub>	—	—	6	pF	V <sub>in</sub> = 0V
Output Capacitance	C <sub>out</sub>	—	—	10	pF	V <sub>I/O</sub> = 0V

Note: 1. This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS (T<sub>a</sub> = 0 to +70°C, V<sub>CC</sub> 5V ± 10%, unless otherwise noted.)

Test Conditions


- Input pulse levels: V<sub>SS</sub> to 3.0V
- Input rise and fall times: 4ns
- Input and Output timing reference levels: 1.5V
- Output load: See figures




■ READ CYCLE

Item	Symbol	HM62D932-15		HM62D932-20		Unit
		Min	Max	Min	Max	
Read Cycle Time	t <sub>RC</sub>	15	—	20	—	ns
Address Access Time	t <sub>AA</sub>	—	15	—	20	ns
Chip Select Access Time	t <sub>CO4</sub>	—	15	—	20	ns
	t <sub>CO2</sub>	—	7	—	10	ns
Chip Selection to Output in Low-Z	t <sub>CLZ1</sub> <sup>4</sup>	3	—	3	—	ns
	t <sub>CLZ2</sub> <sup>4</sup>	0	—	0	—	ns
Output Enable to Output Valid	t <sub>OE</sub>	—	7	—	10	ns
Output Enable to Output in Low-Z	t <sub>OLZ</sub> <sup>4</sup>	0	—	0	—	ns
Chip deselection to Output in High-Z	t <sub>CHZ1</sub> , t <sub>CHZ2</sub> <sup>4</sup>	0	7	0	10	ns
Chip Disable to Output in High-Z	t <sub>OHZ</sub> <sup>4</sup>	0	7	0	10	ns
Output Hold from Address Change	t <sub>OH</sub>	3	—	3	—	ns
Address Latch Enable High Time	t <sub>ALH</sub>	5	—	6	—	ns
Address Latch Enable Low time	t <sub>ALL</sub>	5	—	6	—	ns
Address Setup to Latch Low	t <sub>ASL</sub>	3	—	4	—	ns
Address Hold to Latch Low	t <sub>AHL</sub>	3	—	4	—	ns


■ READ TIMING WAVEFORM (1)1, 2, 3



■ READ TIMING WAVEFORM (2)<sup>1, 2, 3</sup>



■ READ TIMING WAVEFORM (3)<sup>1, 2, 4</sup>



- Notes:
1. Address inputs are latched on the falling edge of ALE. When ALE is high, the latch is transparent.
  2.  $\overline{WE}$  is high for read cycle.
  3.  $\overline{CS1} = V_{IL}$ ,  $CS2 = V_{IH}$ , and  $\overline{OE} = V_{IL}$ .
  4. Transition is measured  $\pm 200$  mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.







■ WRITE CYCLE

Parameter	Symbol	HM62D932-15		HM62D932-20		Unit
		Min	Max	Min	Max	
Write Cycle Time	t <sub>WC</sub>	15	—	20	—	ns
Chip Selection to End of Write	t <sub>CW</sub>	10	—	12	—	ns
Address Valid to End of Write	t <sub>AW</sub>	13	—	15	—	ns
Address Setup Time	t <sub>AS</sub>	0	—	0	—	ns
Write Pulse Width	t <sub>WP</sub>	10	—	12	—	ns
Write Recovery Time	t <sub>WR</sub>	0	—	0	—	ns
Output Disable to Output in High-Z	t <sub>OHZ</sub> <sup>4</sup>	0	7	0	10	ns
Write to Output in High-Z	t <sub>WHZ</sub> <sup>4</sup>	0	7	0	10	ns
Data to Write Time Overlap	t <sub>DW</sub>	8	—	10	—	ns
Data Hold From Write Time	t <sub>DH</sub>	0	—	0	—	ns
Output Active from End of Write	t <sub>OW</sub> <sup>4</sup>	3	—	3	—	ns
Address Latch Enable High Time	t <sub>ALH</sub>	5	—	6	—	ns
Address Latch Enable Low Time	t <sub>ALL</sub>	5	—	6	—	ns
Address Setup to Latch	t <sub>ASL</sub>	3	—	4	—	ns
Address Hold to Latch Low	t <sub>AHL</sub>	3	—	4	—	ns

■ WRITE TIMING WAVEFORM (1)1, 2, 3, 4



■ WRITE TIMING WAVEFORM (2)<sup>1, 2, 3, 4</sup>



2

- Notes:
1. Address inputs are latched on the falling edge of ALE. When ALE is high, the latch is transparent.
  2. Transition is measured  $\pm 200$  mV from high impedance voltage with Load (B). This parameter is sampled not 100% tested.
  3. a write occurs during the overlap (tWP) of a low CS1, a high CS2, and a low WE.
  4. If the CS1 low and CS2 high transition occurs simultaneously with WE low transitions or after the WE transition, output remain in a high impedance state.
  5. During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
  6. If CS1 is low and CS2 is high during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.




■ LOW V<sub>CC</sub> DATA RETENTION CHARACTERISTICS (T<sub>a</sub> = 0 to +70°C)

This characteristic is guaranteed only for L-version.

Item	Symbol	Min	Typ	Max	Unit	Test Condition
V <sub>CC</sub> for Data Retention	V <sub>DR</sub>	20	—	—	V	$\overline{CS1}$ V <sub>CC</sub> -0.2V, V <sub>in</sub> V <sub>CC</sub> -0.2V or 0V V <sub>in</sub> 0.2V
Data Retention Current	I <sub>CCDR</sub>	—	2	50*1	μA	
Chip Deselect to Data Retention Time	t <sub>CDR</sub>	0	—	—	ns	
Operation Recovery Time	t <sub>R</sub>	5	—	—	ms	

Note: 1. V<sub>CC</sub> = 3.0V.



# HM628128/HM628128I Series

131,072-Word × 8-Bit High Speed Hi-CMOS Static RAM

## ■ DESCRIPTION

The Hitachi HM628128 is a CMOS static RAM organized 128k-word × 8-bit. It realizes higher density, higher performance and low power consumption by employing 0.8 μm Hi-CMOS process technology. The HM628128I is available in industrial temperature range (-40 to +85°C).


It offers low power standby power dissipation; therefore, it is suitable for battery back-up systems. The device, packaged in a 8 × 20 mm TSOP with a thickness of 1.2 mm, 525 mil SOP (460-mil body SOP) or a 600-mil plastic DIP, is available for high density mounting.

## ■ FEATURES

- High Speed: Fast access time . . . . .70/85/100/120ns (max.)
- Low Power
  - Standby: . . . . .10 μW (typ.) (L-version)
  - Operation: . . . . .75 mW (typ.)
- Single 5V supply
- Completely static memory
  - No clock or timing strobe required
- Equal access and cycle times
- Common data input and output: Three state output
- Directly TTL compatible: All inputs and outputs
- Capability of battery back up operation (L & SL)
  - 2 chip selection for battery back up.

## Pin Description




Pin Name	Function
A0 – A16	Address
I/O0 – I/O7	Input/output
CS1	Chip select 1
CS2	Chip select 2
WE	Write enable
OE	Output enable
NC	No connection
Vcc	Power supply
Vss	Ground




2



■ PIN ARRANGEMENT



Block Diagram



2



■ ORDERING INFORMATION

Part No.	Access	Package	Part No.	Access	Package
HM628128P-7	70ns	600 mil 32 pin Plastic DIP (DP-32)	HM628128LP-7SL	70ns	600 mil 32 pin Plastic DIP (DP-32)
HM628128P-8	85ns		HM628128LP-8SL	85ns	
HM628128P-10	100ns		HM628128LP-10SL	100ns	
HM628128P-12	120ns		HM628128LP-12SL	120ns	
HM628128LP-7	70ns				
HM628128LP-8	85ns				
HM628128LP-10	100ns	525 mil 32 pin Plastic SOP (FP-32D)	HM628128LFP-7SL	70ns	525 mil 32 pin Plastic SOP (FP-32D)
HM628128LP-12	120ns		HM628128LFP-8SL	85ns	
HM628128FP-7	70ns		HM628128LFP-10SL	100ns	
HM628128FP-8	85ns		HM628128LFP-12SL	120ns	
HM628128FP-10	100ns				
HM628128FP-12	120ns				

• TSOP SERIES

Type No.	Access Time	Package
HM628128T-7	70 ns	8mm×20mm 32-Pin TSOP (Normal Type) (TFP-32DA)
HM628128T-8	85 ns	
HM628128T-10	100 ns	
HM628128T-12	120 ns	
HM628128LT-7	70 ns	8mm×20mm 32-Pin TSOP (Reverse Type) (TFP-32DAR)
HM628128LT-8	85 ns	
HM628128LT-10	100 ns	
HM628128LT-12	120 ns	
HM628128LT-7L	70 ns	8mm×20mm 32-Pin TSOP (Reverse Type) (TFP-32DAR)
HM628128LT-8L	85 ns	
HM628128LT-10L	100 ns	
HM628128LT-12L	120 ns	
HM628128R-7	70 ns	8mm×20mm 32-Pin TSOP (Reverse Type) (TFP-32DAR)
HM628128R-8	85 ns	
HM628128R-10	100 ns	
HM628128R-12	120 ns	
HM628128LR-7	70 ns	8mm×20mm 32-Pin TSOP (Reverse Type) (TFP-32DAR)
HM628128LR-8	85 ns	
HM628128LR-10	100 ns	
HM628128LR-12	120 ns	
HM628128LR-7L	70 ns	8mm×20mm 32-Pin TSOP (Reverse Type) (TFP-32DAR)
HM628128LR-8L	85 ns	
HM628128LR-10L	100 ns	
HM628128LR-12L	120 ns	

• INDUSTRIAL TEMPERATURE SERIES

Type No.	Access Time	Package
HM628128PI-8	85 ns	600-mil 32-Pin Plastic DIP (DP-32)
HM628128PI-10	100 ns	
HM628128PI-12	120 ns	
HM628128LPI-8	85 ns	525-mil 32-Pin Plastic SOP (FP-32)
HM628128LPI-10	100 ns	
HM628128LPI-12	120 ns	
HM628128FPI-8	85 ns	525-mil 32-Pin Plastic SOP (FP-32)
HM628128FPI-10	100 ns	
HM628128FPI-12	120 ns	
HM628128LFPI-8	85 ns	525-mil 32-Pin Plastic SOP (FP-32)
HM628128LFPI-10	100 ns	
HM628128LFPI-12	120 ns	

Function Table

$\overline{WE}$	$\overline{CS1}$	$CS2$	$\overline{OE}$	Mode	Vcc Current	Dout Pin	Ref. Cycle
x	H	x	x	Not selected	$I_{SB}, I_{SB1}$	High-Z	
x	x	L	x		$I_{SB}, I_{SB1}$	High-Z	
H	L	H	H	Output disable	Icc	High-Z	
H	L	H	L	Read	Icc	Dout	Read cycle
L	L	H	H	Write	Icc	Din	Write cycle (1)
L	L	H	L		Icc	Din	Write cycle (2)

Note: x : H or L



## Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to $V_{SS}$	$V_T$	$-0.5^{*1}$ to $+7.0$	V
Power dissipation	$P_T$	1.0	W
Operating temperature (HM628128 Series)	$T_{opr}$	0 to $+70$	$^{\circ}C$
Operating temperature (HM628128I Series)	$T_{opr}$	$-40$ to $+85$	$^{\circ}C$
Storage temperature	$T_{stg}$	$-55$ to $+125$	$^{\circ}C$
Storage temperature under bias (HM628128 Series)	$T_{bias}$	$-10$ to $+85$	$^{\circ}C$
Storage temperature under bias (HM628128I Series)	$T_{bias}$	$-40$ to $+85$	$^{\circ}C$

Note: \*1.  $-3.0$  V for pulse half-width  $\leq 30$  ns

## Recommended DC Operating Conditions

( $T_a=0$  to  $+70^{\circ}C$ , for HM628128 Series,  $T_a=-40^{\circ}$  to  $+85^{\circ}C$  for HM628128I Series)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V	
	$V_{SS}$	0	0	0	V	
Input high (logic 1) voltage	$V_{IH}$	2.2	—	6.0	V	
Input low (logic 0) voltage	$V_{IL}$	$-0.3^{*1}$	—	0.8	V	

Note: \*1.  $-3.0$  V for pulse half-width  $\leq 30$  ns

**DC Characteristics** ( $T_a=0$  to  $+70^{\circ}C$ , for HM628128 Series,  $T_a=-40^{\circ}$  to  $+85^{\circ}C$  for HM628128I Series,  $V_{CC}=5$  V  $\pm 10\%$ ,  $V_{SS}=0$  V)

Parameter	Symbol	Min.	Typ.*1	Max.	Unit	Test Conditions
Input leakage current	$ I_{LJ} $	—	—	2	$\mu A$	$V_{in}=V_{SS}$ to $V_{CC}$
Output leakage current	$ I_{LO} $	—	—	2	$\mu A$	$\overline{CS1}=V_{IH}$ or $CS2=V_{IL}$ , $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ , $V_{I/O}=V_{SS}$ to $V_{CC}$
Operating power supply current: DC	$I_{CC}$	—	15	35 (45)	mA	$\overline{CS1}=V_{IL}$ , $CS2=V_{IH}$ , others= $V_{IH}/V_{IL}$ $I_{I/O}=0$ mA (HM628128I Series)
Operating Power supply current	$I_{CC1}$	—	45	70 (80)	mA	Min. cycle, duty = 100%, $\overline{CS1}=V_{IL}$ , $CS2=V_{IH}$ , others = $V_{IH}/V_{IL}$ $I_{I/O}=0$ mA (HM628128I Series)
	$I_{CC2}$	—	15	30 (40)	mA	Cycle time = $1\mu s$ , duty = 100%, $I_{I/O}=0$ mA $CS1 \leq 0.2V$ , $CS2 \geq V_{CC} - 0.2V$ $V_{IH} \geq V_{CC} - 0.2V$ , $V_{IL} \leq 0.2V$ (HM628128I Series)
Standby $V_{CC}$ current: DC	$I_{SB}$	—	1	3	mA	$\overline{CS1}=V_{IH}$ , $CS2=V_{IH}$ or $CS2=V_{IL}$
Standby $V_{CC}$ current (1): DC	$I_{SB1}$	—	0.02	2	mA	$V_{in} \geq 0$ V
		—	2*2	100*2	$\mu A$	$CS1 \geq V_{CC} - 0.2V$ , $CS2 \geq V_{CC} - 0.2V$ or $0 V \leq CS2 \leq 0.2 V$
		—	2*3	50*3		
Output low voltage	$V_{OL}$	—	—	0.4	0	$I_{OL}=2.1$ mA
Output high voltage	$V_{OH}$	2.4	—	—	V	$I_{OH}=-1.0$ mA

Note: 1. Typical values are at  $V_{CC}=5.0V$ ,  $T_a=+25^{\circ}C$  and specified loading.

2. This characteristics is guaranteed only for L-version.

3. This characteristics is guaranteed only for SL-version.





**Capacitance** ( Ta = 25°C, f = 1.0 MHz )

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Input capacitance	Cin	—	—	8	pF	Vin = 0 V
Input/output capacitance	Cvo	—	—	10	pF	Vio = 0 V

Note: This parameter is sampled and not 100% tested.

**AC Characteristics** (Ta=0 to +70°C, for HM628128 Series, Ta=-40 to +85°C for HM628128I Series, VCC=5 V ± 10%, unless otherwise noted)

**Test Conditions**


- Input pulse levels: 0.8 V to 2.4 V for HM628128 Series  
0.5 V to 2.5 V for HM628128I Series
- Input and output timing reference levels: 1.5V
- Output load: 1 TTL Gate and CL (100pF)  
(Including scope & jig)
- Input rise and fall times: 5 ns

**Read Cycle**

Item	Symbol	HM628128-7		HM628128I-8		HM628128I-10		HM628128I-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Read cycle time	t <sub>RC</sub>	70	—	85	—	100	—	120	—	ns	
Address access time	t <sub>AA</sub>	—	70	—	85	—	100	—	120	ns	
Chip selection (CS1) to output valid	t <sub>CO1</sub>	—	70	—	85	—	100	—	120	ns	
Chip selection (CS2) to output valid	t <sub>CO2</sub>	—	70	—	85	—	100	—	120	ns	
Output enable (OE) to output valid	t <sub>OE</sub>	—	35	—	45	—	50	—	60	ns	
Chip selection (CS1) to output in low-Z	t <sub>LZ1</sub>	10	—	10	—	10	—	10	—	ns	*1, *2.
Chip selection (CS2) to output in low-Z	t <sub>LZ2</sub>	10	—	10	—	10	—	10	—	ns	*1, *2.
Output enable (OE) to output in low-Z	t <sub>OLZ</sub>	5	—	5	—	5	—	5	—	ns	*1, *2.
Chip deselection (CS1) to output in high-Z	t <sub>HZ1</sub>	0	25	0	30	0	35	0	45	ns	*1, *2.
Chip deselection (CS2) to output in high-Z	t <sub>HZ2</sub>	0	25	0	30	0	35	0	45	ns	*1, *2.
Output disable (OE) to output in high-Z	t <sub>OHZ</sub>	0	25	0	30	0	35	0	45	ns	*1, *2.
Output hold from address change	t <sub>OH</sub>	10	—	10	—	10	—	10	—	ns	



**Read Cycle Timing**




- Notes:
- \*1.  $t_{HZ}$  and  $t_{OH}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
  - \*2. At any given temperature and voltage condition,  $t_{HZ}$  max is less than  $t_{HZ}$  min both for a given device and from device to device.
  - \*3.  $\overline{WE}$  is high for read cycle.


**Write Cycle**

Parameter	Symbol	HM628128-7		HM628128I-8		HM628128I-10		HM628128I-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Write cycle time	$t_{WC}$	70	—	85	—	100	—	120	—	ns	
Chip selection to end of write	$t_{CW}$	60	—	75	—	80	—	85	—	ns	
Address setup time	$t_{AS}$	0	—	0	—	0	—	0	—	ns	
Address valid to end of write	$t_{AW}$	60	—	75	—	80	—	85	—	ns	
Write pulse width	$t_{WP}$	50	—	55	—	60	—	70	—	ns	
Write recovery time	$t_{WR}$	5	—	5 (10)	—	5 (10)	—	10 (15)	—	ns	*12
		10	—	10 (15)	—	10 (15)	—	15 (15)	—	ns	*11 *12
Write to output in high-Z	$t_{WHZ}$	0	25	0	30	0	35	0	40	ns	*10
Data to write time overlap	$t_{DW}$	30	—	35	—	40	—	45	—	ns	
Write hold from write time	$t_{DH}$	0	—	0	—	0	—	0	—	ns	
Output active from end of write	$t_{OW}$	5	—	5	—	5	—	5	—	ns	*10



Write Timing Waveform (1) ( $\overline{OE}$  Clock)




Write Timing Waveform (2) ( $\overline{\text{OE}}$  Low Fix)

- Notes:
- \*1. A write occurs during the overlap of a low  $\overline{\text{CS1}}$ , a high CS2 and a low  $\overline{\text{WE}}$ . A write begins at the latest transition among  $\overline{\text{CS1}}$  going low, CS2 going high and  $\overline{\text{WE}}$  going low. A write ends at the earliest transition among  $\overline{\text{CS1}}$  going high, CS2 going low and  $\overline{\text{WE}}$  going high.  $t_{wr}$  is measured from the beginning of write to the end of write.
  - \*2.  $t_{cw}$  is measured from the later of  $\overline{\text{CS1}}$  going low or CS2 going high to the end of write.
  - \*3.  $t_{as}$  is measured from the address valid to the beginning of write.
  - \*4.  $t_{wr}$  is measured from the earliest of  $\overline{\text{CS1}}$  or  $\overline{\text{WE}}$  going high or CS2 going low to the end of write cycle.
  - \*5. During this period, I/O pins are in the output state; therefore, the input signals of the opposite phase to the outputs must not be applied.
  - \*6. If  $\overline{\text{CS1}}$  goes low simultaneously with  $\overline{\text{WE}}$  going low or after  $\overline{\text{WE}}$  going low, the outputs remain in high impedance state.
  - \*7. Dout is the same phase of the latest written data in this write cycle.
  - \*8. Dout is the read data of next address.
  - \*9. If  $\overline{\text{CS1}}$  is low and CS2 is high during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.
  - \*10. This parameter is sampled and not 100% tested.
  - \*11. This value is measured from CS2 going low to the end of write cycle.
  - \*12. Parenthesis denote specification for HM628128I Series only.


**Low V<sub>CC</sub> Data Retention Characteristics** (T<sub>a</sub>=0 to +70°C) for HM628128 Series,  
 T<sub>a</sub>=-40 to +85°C for HM628128I Series.  
 (This characteristics is guaranteed only for L & SL version.)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions*2
V <sub>CC</sub> for data retention	V <sub>DR</sub>	2.0	—	—	V	$\overline{CS1} \geq V_{CC} - 0.2\text{ V}$ , $CS2 \geq V_{CC} - 0.2\text{ V}$ or $0\text{ V} \leq CS2 \leq 0.2\text{ V}$ $V_{in} \geq 0\text{ V}$
Data retention current	I <sub>CCDR</sub>			50*13 15*14	μA	V <sub>CC</sub> =3.0 V, V <sub>in</sub> ≥ 0V $\overline{CS1} \geq V_{CC} - 0.2\text{ V}$ , $CS2 \geq V_{CC} - 0.2\text{ V}$ or $0\text{ V} \leq CS2 \leq 2.0\text{ V}$
Chip deselect to data retention time	t <sub>CDR</sub>	0	—	—	ns	See Retention Waveform
Operation recovery time	t <sub>R</sub>	5*15	—	—	ms	

**Low V<sub>CC</sub> Data Retention Timing Waveform (1) ( $\overline{CS1}$  Controlled)**




**Low Vcc Data Retention Timing Waveform (2) (CS2 Controlled)**



Note: 13. \*1: for L-version and 20 uA max. at Ta=0 to 40°C  
 \*2: for SL-version and 3uA max. at Ta=0 to 40°C.

14. CS2 controls address buffer, WE buffer,  $\overline{CS1}$  buffer and  $\overline{OE}$  buffer and Din buffer. If CS2 controls data retention mode, Vin levels (address,  $\overline{WE}$ ,  $\overline{OE}$ ,  $\overline{CS1}$ , I/O) can be in the high impedance state. If  $\overline{CS1}$  controls data retention mode, CS2 must be  $CS2 \geq V_{CC} - 0.2V$  or  $0V \leq CS2 \leq 0.2V$ . The other input levels (address,  $\overline{WE}$ ,  $\overline{OE}$ , I/O) can be in the high impedance state.
15. VCC rise time must be more than 50ms when VCC rise time is less than 50ms, tR must be 50ms or more.



# HM66204 Series

---

## **131072-word × 8-bit High Density CMOS Static RAM Module**

The HM66204 module was designed for pinout and signal compatibility with the HM628128 128K × 8 Monolithic Device.

This device is now obsolete and no longer in manufacture.

New designs should be based on the HM628128 Monolithic Device.



## 262,144-Word x 4-Bit High Speed CMOS Static RAM

### DESCRIPTION

The Hitachi HM624256A is a high speed 1M Static RAM organized as 256-kword x 4-bit. It realizes high speed access time (20/25/35 ns) and low power consumption, employing CMOS process technology and high speed circuit designing technology. It is most advantageous for the field where high speed and high density memory is required, such as the cache memory for main frame or 32-bit MPU.

The HM624256A, packaged in a 400 mil plastic SOJ is available for high density mounting.

### FEATURES


- Single 5V supply and high density 28-pin package (DIP and SOJ)
- High speed  
Access time: 20/25/35 ns (maximum)
- Low power dissipation  
Active mode 350 mW (typical)  
Standby mode 100  $\mu$ W (typical)
- Completely static memory  
No clock or timing strobe required
- Equal access and cycle time
- Directly TTL compatible  
All inputs and outputs

### ORDERING INFORMATION


Type No.	Access Time	Package
HM624256AP-20	20 ns	400-mil 28-Pin Plastic DIP (DP-28C)
HM624256AP-25	25 ns	
HM624256AP-35	35 ns	
HM624256ALP-20	20 ns	
HM624256ALP-25	25 ns	
HM624256ALP-35	35 ns	
HM624256AJP-20	20 ns	400-mil 28-Pin PlasticSOJ (CP-28D)
HM624256AJP-25	25 ns	
HM624256AJP-35	35 ns	
HM624256ALJP-20	20 ns	
HM624256ALJP-25	25 ns	
HM624256ALJP-35	35 ns	

### PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>17</sub>	Address
I/O <sub>0</sub> -I/O <sub>4</sub>	Input/Output
CS	Chip Select
OE	Output Enable
WE	Write Enable
VCC	Power Supply
VSS	Ground




### PIN ARRANGEMENT (DIP and SOJ)





■ BLOCK DIAGRAM



### ■ FUNCTION TABLE

CS	$\overline{OE}$	WE	Mode	V <sub>CC</sub> Current	I/O Pin	Ref. Cycle
H	X	X	Not Selected	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	—
L	L	H	Read	I <sub>CC</sub>	D <sub>out</sub>	Read Cycle (1-3)
L	H	L	Write	I <sub>CC</sub>	D <sub>in</sub>	Write Cycle (1)
L	L	L	Write	I <sub>CC</sub>	D <sub>in</sub>	Write Cycle (2)

Note: X: H or L

### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>in</sub>	-0.5*1 to +7.0	V
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature Range	T <sub>opr</sub>	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +125	°C
Storage Temperature Range Under Bias	T <sub>bias</sub>	-10 to +85	°C

Note: 1. V<sub>in</sub> min = -2.0 V for pulse width ≤ 10 ns.

**RECOMMENDED DC OPERATION CONDITIONS** ( $T_a = 0$  to  $+70^\circ\text{C}$ )

Parameter	Symbol	Min.	Typ	Max.	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input High (Logic 1) Voltage	$V_{IH}$	2.2	—	6.0	V
Input Low (Logic 0) Voltage	$V_{IL}$	$-0.5^{*1}$	—	0.8	V

Note: 1.  $V_{IL}$  min =  $-2.0$  V for pulse width  $\leq 10$  ns.

**DC CHARACTERISTICS** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ )

Parameter	Symbol	HM624256A-20			HM624256A-25/35			Unit	Test Conditions
		Min.	Typ*1	Max.	Min	Typ*1	Max		
Input Leakage Current	$ I_{LI} $	—	—	2.0	—	—	2.0	$\mu\text{A}$	$V_{CC} = \text{Max}$ $V_{in} = V_{SS}$ to $V_{CC}$
Output Leakage Current	$ I_{LO} $	—	—	2.0	—	—	2.0	$\mu\text{A}$	$\overline{CS} = V_{IH}$ $V_{I/O} = V_{SS}$ to $V_{CC}$
Operating Power Supply Current	$I_{CC}$	—	—	150	—	—	120	mA	$\overline{CS} = V_{IL}$ , $I_{I/O} = 0$ mA, Min Cycle
Standby Power Supply Current	$I_{SB}$	—	—	60	—	—	40	mA	$\overline{CS} = V_{IH}$ , Min Cycle
Standby Power Supply Current (1)	$I_{SB1}^{*2}$	—	0.02	2.0	—	0.2	2.0	mA	$\overline{CS} \geq V_{CC} - 0.2\text{V}$ , $0\text{V} \leq V_{in} \leq 0.2\text{V}$ or $V_{in} \geq V_{CC} - 0.2\text{V}$
	$I_{SB1}^{*3}$	—	—	100	—	—	100	$\mu\text{A}$	
Output Low Voltage	$V_{OL}$	—	—	0.4	—	—	0.4	V	$I_{OL} = 8$ mA
Output High Voltage	$V_{OH}$	2.4	—	—	2.4	—	—	V	$I_{OH} = -4$ mA

Notes: 1. Typical limits are at  $V_{CC} = 5.0\text{V}$ ,  $T_a = +25^\circ\text{C}$  and specified loading.

2. P and JP version.

3. LP and LJP version.



■ CAPACITANCE ( $T_a = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ .)


Parameter	Symbol	Min	Max	Unit	Test Conditions
Input Capacitance	$C_{in}$	—	5	pF	$V_{in} = 0\text{V}$
Input/Output Capacitance	$C_{I/O}$	—	10	pF	$V_{I/O} = 0\text{V}$

Note: 1. This parameter is sampled and not 100% tested.


■ AC CHARACTERISTICS ( $T_a = 0\text{ to }+70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ , unless otherwise noted.)

Test Conditions

- Input pulse levels: 0V to 3.0V
- Input rise and fall times: 4 ns
- Input timing reference levels: 1.5V
- Output timing reference levels: 1.5V
- Output load: See figures



Output Load (A)  
\*Including scope & jig.




Output Load (B)  
(for  $t_{CHZ}$ ,  $t_{CLZ}$ ,  $t_{WHZ}$  &  $t_{OW}$ )

2


■ READ CYCLE

Parameter	Symbol	HM624256A-20		HM624256A-25		HM624256A-35		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	$t_{RC}$	20	—	25	—	35	—	ns
Address Access Time	$t_{AA}$	—	20	—	25	—	35	ns
Chip Select Access Time	$t_{ACS}$	—	20	—	25	—	35	ns
Chip Selection to Output in Low-Z	$t_{CLZ}^{*1}$	5	—	5	—	5	—	ns
Output Enable to Output Valid	$t_{OE}$	—	10	—	12	—	15	ns
Output Enable to Output in Low-Z	$t_{OLZ}^{*1}$	0	—	0	—	0	—	ns
Chip Deselection to Output in High-Z	$t_{CHZ}^{*1}$	0	10	0	12	0	15	ns
Chip Disable to Output in High-Z	$t_{OHZ}^{*1}$	0	10	0	10	0	10	ns
Output Hold from Address Change	$t_{OH}$	5	—	5	—	5	—	ns
Chip Deselection to Power Up Time	$t_{PU}$	0	—	0	—	0	—	ns
Chip Deselection to Power Down Time	$t_{PD}$	—	12	—	15	—	25	ns


■ READ TIMING WAVEFORM (1) \*1, \*2



■ READ TIMING WAVEFORM (2) \*2, \*3, \*5



■ READ TIMING WAVEFORM (3) \*1, \*2, \*4, \*5




- Notes:
1. Transition is measured  $\pm 200$  mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
  2.  $\overline{WE}$  is high for read cycle.
  3. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
  4. Address valid prior to or coincident with  $\overline{CS}$  transition low.
  5.  $\overline{OE} = V_{IL}$ .




■ WRITE CYCLE

Parameter	Symbol	HM624256A-20		HM624256A-25		HM624256A-35		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	t <sub>WC</sub>	20	—	25	—	35	—	ns
Chip Selection to End of Write	t <sub>CW</sub>	14	—	17	—	25	—	ns
Address Valid to End of Write	t <sub>AW</sub>	16	—	20	—	30	—	ns
Address Setup Time	t <sub>AS</sub>	0	—	0	—	0	—	ns
Write Pulse Width	t <sub>WP</sub>	14	—	17	—	25	—	ns
Write Recovery Time	t <sub>WR</sub>	0	—	0	—	0	—	ns
Output Disable to Output in High-Z*1	t <sub>OHZ</sub>	0	10	0	10	0	10	ns
Write to Output in High-Z*1	t <sub>WHZ</sub>	0	13	0	15	0	20	ns
Data to Write Time Overlap	t <sub>DW</sub>	12	—	15	—	20	—	ns
Data Hold from Write Time	t <sub>DH</sub>	0	—	0	—	0	—	ns
Output Active from End of Write*1	t <sub>OW</sub>	0	—	0	—	0	—	ns

■ WRITE TIMING WAVEFORM (1)



■ WRITE TIMING WAVEFORM (2)\*6



- Notes:
1. Transition is measured  $\pm 200$  mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.
  2. A write occurs during the overlap ( $t_{WP}$ ) of a low CS and a low WE.
  3.  $t_{WR}$  is measured from the earlier of CS or WE going high to the end of write cycle.
  4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
  5. If the CS low transition occurs simultaneously with the WE low transition or after the WE transition, output remain in a high impedance state.
  6.  $\overline{OE}$  is a continuously low ( $\overline{OE} = V_{IL}$ ).
  7.  $D_{out}$  is the same phase of write data of this write cycle.
  8.  $D_{out}$  is the read data of next address.
  9. If CS is low during the period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.






**■ LOW V<sub>CC</sub> DATA RETENTION CHARACTERISTICS** (T<sub>a</sub> = 0 to +70 °C)

This characteristic is guaranteed only for L-version.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
V <sub>CC</sub> for Data Retention	V <sub>DR</sub>	2.0	—	—	V	$\overline{CS} \geq V_{CC} - 0.2V,$ $V_{in} \geq V_{CC} - 0.2V$ or $0V \leq V_{in} \leq 0.2V$
Data Retention Current	I <sub>CCDR</sub>	—	2	100*1	μA	
Chip Deselect to Data Retention Time	t <sub>CDR</sub>	0	—	—	ns	
Operation Recovery Time	t <sub>R</sub>	5	—	—	ms	

Note: 1. V<sub>CC</sub> = 3.0V

**■ LOW V<sub>CC</sub> DATA RETENTION TIMING WAVEFORM**



# HM624257 Series

## 262144-WORD × 4-BIT HIGH SPEED CMOS STATIC RAM

The Hitachi HM624257 is a high speed 1M static RAM organized as 256-kword × 4-bit. It realizes high speed access time (35/45 ns) and low power consumption, employing the advanced CMOS process technology and high speed circuit designing technology. It is most advantageous for the field where high speed and high density memory is required, such as the cache memory for main frame or 32-bit MPU.

The HM624257, packaged in a 400-mil plastic SOJ is available for high density mounting.

### ■ FEATURES



- Single 5 V supply and high density 32-pin package (SOJ)
- High speed: Access time 35/45 ns (max.)
- Low power dissipation
  - Active mode: 350 mW (typ.)
  - Standby: 100 μW (typ.)
- Completely static memory:
  - No clock or timing strobe required
- Equal access and cycle time
- Directly TTL compatible: All inputs and outputs

### ■ ORDERING INFORMATION


Type No.	Access Time	Package
HM624257JP-35	35 ns	400 mil 32-pin
HM624257JP-45	45 ns	
HM624257LJP-35	35 ns	Plastic SOJ (CP-32D)
HM624257LJP-45	45 ns	

### ■ PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>17</sub>	Address
I <sub>1</sub> -I <sub>4</sub>	Data Input
O <sub>1</sub> -O <sub>4</sub>	Data Output
$\overline{CS}$	Chip Select
$\overline{WE}$	Write Enable
V <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground



■ BLOCK DIAGRAM



### ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Voltage on any Pin Relative to $V_{SS}$	$V_{in}$	-0.5*1 to +7.0	V
Power Dissipation	$P_T$	1.0	W
Operating Temperature Range	$T_{opr}$	0 to +70	°C
Storage Temperature Range	$T_{stg}$	-55 to +125	°C
Storage Temperature Range Under Bias	$T_{bias}$	-10 to +85	°C

NOTE: \*1.  $V_{in}$  min. = -2.0 V for pulse width  $\leq$  10 ns.

### ■ FUNCTION TABLE

$\overline{CS}$	$\overline{WE}$	Mode	$V_{CC}$ Current	$D_{out}$ Pin	Ref. Cycle
H	X	Not Selected	$I_{SB}, I_{SB1}$	High-Z	—
L	H	Read	$I_{CC}$	$D_{out}$	Read Cycle <sup>(1)-(2)</sup>
L	L	Write	$I_{CC}$	High-Z	Write Cycle <sup>(1)-(2)</sup>

NOTE: X : H or L

**RECOMMENDED DC OPERATING CONDITIONS** ( $T_a = 0$  to  $+70^\circ\text{C}$ )

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input High (Logic 1) Voltage	$V_{IH}$	2.2	—	6.0	V
Input Low (Logic 0) Voltage	$V_{IL}$	$-0.5^{*1}$	—	0.8	V

**NOTE:** \*1.  $V_{IL}$  min. =  $-2.0$  V for pulse width  $\leq 10$  ns.

**DC CHARACTERISTICS** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5$  V  $\pm 10\%$ ,  $V_{SS} = 0$  V)

Item	Symbol	Min.	Typ.*1	Max.	Unit	Test Conditions
Input Leakage Current	$ I_{LI} $	—	—	2.0	$\mu\text{A}$	$V_{CC} = \text{max.}$ $V_{in} = V_{SS}$ to $V_{CC}$
Output Leakage Current	$ I_{LO} $	—	—	10.0	$\mu\text{A}$	$\overline{CS} = V_{IH}$ $V_{I/O} = V_{SS}$ to $V_{CC}$
Operating Power Supply Current	$I_{CC}$	—	70	120	mA	$\overline{CS} = V_{IL}$ , $I_{I/O} = 0$ mA, min. cycle
Standby Power Supply Current	$I_{SB}$	—	30	60	mA	$\overline{CS} = V_{IH}$ , min. cycle
Standby Power Supply Current (1)	$I_{SB1}$	—	0.02	2.0	mA	$\overline{CS} \geq V_{CC} - 0.2$ V $0$ V $\leq V_{in} \leq 0.2$ V or $V_{in} \geq V_{CC} - 0.2$ V
Output Low Voltage	$V_{OL}$	—	—	0.4	V	$I_{OL} = 8$ mA
Output High Voltage	$V_{OH}$	2.4	—	—	V	$I_{OH} = -4.0$ mA

**NOTE:** 1. Typical limits are at  $V_{CC} = 5.0$  V,  $T_a = +25^\circ\text{C}$  and specified loading.

**CAPACITANCE** ( $T_a = 25^\circ\text{C}$ ,  $f = 1$  MHz)

Item	Symbol	Min.	Max.	Unit	Test Conditions
Input Capacitance	$C_{in}$	—	6	pF	$V_{in} = 0$ V
Output Capacitance	$C_{out}$	—	11	pF	$V_{out} = 0$ V


**NOTE:** 1. This parameter is sampled and not 100% tested.



■ **AC CHARACTERISTICS** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ , unless otherwise noted.)

**Test Conditions**

- Input pulse levels:  $V_{SS}$  to 3.0 V
- Input rise and fall times: 5 ns
- Input and output timing reference levels: 1.5 V
- Output load: See Figures



**NOTE:** \*Including scope & jig.


■ **Read Cycle**

Item	Symbol	HM624257-35		HM624257-45		Unit
		Min.	Max.	Min.	Max.	
Read Cycle Time	$t_{RC}$	35	—	45	—	ns
Address Access Time	$t_{AA}$	—	35	—	45	ns
Chip Select Access Time	$t_{ACS}$	—	35	—	45	ns
Output Hold From Address Change	$t_{OH}$	5	—	5	—	ns
Chip Selection to Output in Low-Z	$t_{LZ}^{*1}$	5	—	5	—	ns
Chip Deselection to Output in High-Z	$t_{HZ}^{*1}$	0	20	0	20	ns
Chip Selection to Power Up Time	$t_{PU}$	0	—	0	—	ns
Chip Deselection to Power Down Time	$t_{PD}$	—	—	—	30	ns


**NOTE:** 1. Transition is measured  $\pm 200$  mV from steady voltage with Load (B).  
This parameter is sampled and not 100% tested.



**Read Timing Waveform (1) \*1, \*2**



**Read Timing Waveform (2) \*1, \*3**



- NOTES:**
- \*1.  $\overline{WE}$  is high for read cycle.
  - \*2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
  - \*3. Address valid prior to or coincident with  $\overline{CS}$  transition low.


**Write Cycle**

Item	Symbol	HM624257-35		HM624257-45		Unit
		Min.	Max.	Min.	Max.	
Write Cycle Time	$t_{WC}$	35	—	45	—	ns
Chip Selection to End of Write	$t_{CW}$	30	—	40	—	ns
Address Valid to End of Write	$t_{AW}$	30	—	40	—	ns
Address Setup Time	$t_{AS}$	0	—	0	—	ns
Write Pulse Width	$t_{WP}$	30	—	35	—	ns
Write Recovery Time	$t_{WR}$	3	—	3	—	ns
Data Valid to End of Write	$t_{DW}$	20	—	—	—	ns
Data Hold Time	$t_{DH}$	3	—	3	—	ns
Write Enabled to Output in High-Z	$t_{WZ}^{*1}$	0	15	0	20	ns
Output Active From End of Write	$t_{OW}^{*1}$	5	—	5	—	ns


**NOTE:** 1. Transition is measured  $\pm 200$  mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.



**Write Timing Waveform (1) ( $\overline{WE}$  Controlled)**



**Write Timing Waveform (2) ( $\overline{CS}$  Controlled)**



- NOTES:**
- \*1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
  - \*2.  $t_{wr}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
  - \*3. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transitions or after the  $\overline{WE}$  transition, output buffers remain in a high impedance state.
  - \*4.  $D_{OUT}$  is the same phase of write data of this write cycle.

2






■ Low V<sub>CC</sub> Data Retention Characteristics (T<sub>a</sub> = 0 to +70°C)

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
V <sub>CC</sub> for Data Retention	V <sub>DR</sub>	2	—	—	V	$\overline{CS} \geq V_{CC} - 0.2 \text{ V}$ , $V_{in} \geq V_{CC} - 0.2 \text{ V}$ or $0 \text{ V} \leq V_{in} \leq 0.2 \text{ V}$
Data Retention Current	I <sub>CCDR</sub>	—	2	100*1	μA	
Chip Deselect to Data Retention Time	t <sub>CDR</sub>	0	—	—	ns	
Operation Recovery Time	t <sub>R</sub>	5	—	—	ms	

NOTE: \*1. V<sub>CC</sub> = 3.0 V.

Low V<sub>CC</sub> Data Retention Timing Waveform



## 1,048,576-Word x 1-Bit High Speed CMOS Static Ram

### DESCRIPTION

The HM621100A is a high speed 1M Static RAM organized as 1,048,576-word x 1-bit. It realizes high speed access time (20/25/35 ns) and low power consumption, employing CMOS process technology and high speed circuit designing technology. It is most advantageous for the field where high speed and high density memory is required, such as the cache memory for main frame or 32-bit MPU.


The HM621100A, packaged in a 400 mil plastic SOJ is available for high density mounting.

### FEATURES


- Single 5V supply and high density 28-pin package (DIP and SOJ)
- High speed  
Access time 20 ns/25 ns/35 ns (maximum)
- Low power dissipation  
Active mode 350 mW (typical)  
Standby mode 100µW (typical)
- Completely static memory  
No clock or timing strobe required
- Equal access and cycle time
- Directly TTL compatible  
All inputs and outputs

### ORDERING INFORMATION

Type No.	Access Time	Package
HM621100AP-20	20 ns	400-mil 28-pin plastic DIP (DP-28C)
HM621100AP-25	25 ns	
HM621100AP-35	35 ns	
HM621100ALP-20	20 ns	
HM621100ALP-25	25 ns	
HM621100ALP-35	35 ns	
HM621100AJP-20	20 ns	400-mil 28-pin plastic SOJ (CP-28D)
HM621100AJP-25	25 ns	
HM621100AJP-35	35 ns	
HM621100ALJP-20	20 ns	
HM621100ALJP-25	25 ns	
HM621100ALJP-35	35 ns	




### PIN ARRANGEMENT



### PIN DESCRIPTION

Pin Name	Function
A0-A19	Address
DIN	Input
DOUT	Output
$\overline{CS}$	Chip Select
$\overline{WE}$	Write Enable
VCC	Power Supply
VSS	Ground

■ BLOCK DIAGRAM



■ FUNCTION TABLE

$\overline{CS}$	$\overline{WE}$	Mode	VCC Current	Output Pin	Ref. Cycle
H	X	Not Selected	ISB, ISB1	High-Z	—
L	H	Read	ICC	Dout	Read Cycle
L	L	Write	ICC	High-Z	Write Cycle

Note: 1. X: H or L

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to VSS	V <sub>in</sub>	-0.5*1 to +7.0	V
Power: Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature Range	T <sub>opr</sub>	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +125	°C
Storage Temperature Range Under Bias	T <sub>bias</sub>	-10 to +85	°C

Note: 1. V<sub>in</sub> min = -2.0 V for pulse width ≤ 10 ns.

■ RECOMMENDED DC OPERATING CONDITIONS (T<sub>a</sub> = 0 to +70°C)

Parameter	Symbol	Min.	Typ	Max.	Unit
Supply Voltage	VCC	4.5	5.0	5.5	V
	VSS	0	0	0	V
Input High (Logic 1) Voltage	V <sub>IH</sub>	2.2	—	6.0	V
Input Low (Logic 0) Voltage	V <sub>IL</sub>	-0.5*1	—	0.8	V

Note: 1. V<sub>IL</sub> min = -2.0V for pulse width ≤ 10 ns.



■ DC CHARACTERISTICS (T<sub>a</sub> = 0 to +70°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V)

Parameter	Symbol	HM621100A-20			HM621100A-25/35			Unit	Test Conditions
		Min.	Typ. <sup>1</sup>	Max.	Min.	Typ. <sup>1</sup>	Max.		
Input Leakage Current	I <sub>LI</sub>	—	—	2.0	—	—	2.0	μA	V <sub>CC</sub> = Max., V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Output Leakage Current	I <sub>LO</sub>	—	—	2.0	—	—	2.0	μA	$\overline{CS} = V_{IH}$ V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Operating Power Supply Current	I <sub>CC</sub>	—	—	150	—	—	120	mA	$\overline{CS} = V_{IL}$ , I <sub>I/O</sub> = 0 mA, Min. Cycle
Standby Power Supply Current (1)	I <sub>SB1</sub> <sup>2</sup>	—	0.02	2.0	—	0.02	2.0	mA	CS = V <sub>CC</sub> - 0.2V 0V ≤ V <sub>in</sub> ≤ 0.2V or V <sub>in</sub> ≥ V <sub>CC</sub> - 0.2V
	I <sub>SB1</sub> <sup>3</sup>	—	—	100	—	—	100	μA	
Output Low Voltage	V <sub>OL</sub>	—	—	0.4	—	—	0.4	V	I <sub>OL</sub> = 8mA
Output High Voltage	V <sub>OH</sub>	2.4	—	—	2.4	—	—	V	I <sub>OH</sub> = -4mA

Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0V, T<sub>a</sub> = +25°C and specified loading.  
 2. P and JP version  
 3. LP and LJP version



■ CAPACITANCE (T<sub>a</sub> = 25°C, f = 1 MHz)


Parameter	Symbol	Min	Max	Unit	Test Conditions
Input Capacitance	C <sub>in</sub>	—	6	pF	V <sub>in</sub> = 0V
Output Capacitance	C <sub>out</sub>	—	10	pF	V <sub>out</sub> = 0V

Note: 1. This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS (T<sub>a</sub> = 0 to +70°C, V<sub>CC</sub> = 5V ± 10%, unless otherwise noted.)


**Test Conditions**

- Input pulse levels: 0.6 V to 2.4 V
- Input rise and fall times: 4 ns
- Input timing reference levels: 2.2 V and 0.8 V
- Output timing reference levels: 2.0 V and 0.8 V
- Output load: See Figures



Output Load (A)

\* Including scope & jig.



Output Load (B)


(for t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>WHZ</sub> & t<sub>OW</sub>)




■ READ CYCLE

Parameter	Symbol	HM621100A -20		HM621100A -25		HM621100A -35		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t <sub>RC</sub>	20	—	25	—	35	—	ns
Address Access Time	t <sub>AA</sub>	—	20	—	25	—	35	ns
Chip Select Access Time	t <sub>ACS</sub>	—	20	—	25	—	35	ns
Chip Selection to Output in Low-Z	t <sub>LZ</sub> <sup>1</sup>	5	—	5	—	5	—	ns
Chip Deselection to Output in High-Z	t <sub>HZ</sub> <sup>1</sup>	0	10	0	12	0	15	ns
Output Hold from Address Change	t <sub>OH</sub>	5	—	5	—	5	—	ns
Chip Selection to Power Up Time	t <sub>PU</sub>	0	—	0	—	0	—	ns
Chip Deselection to Power Down Time	t <sub>PD</sub>	—	12	—	15	—	25	ns

■ READ TIMING WAVEFORM (1) 2, 3



■ READ TIMING WAVEFORM (2) 2, 4




- Notes: 1. Transition is measured ±200 mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.
- 2.  $\overline{WE}$  is high for read cycle.
- 3. Device is continuously selected,  $\overline{CS} = V_{IL}$
- 4. Address valid prior to or coincident with  $\overline{CS}$  transition low.




■ WRITE CYCLE

Parameter	Symbol	HM621100A -20		HM621100A -25		HM621100A -35		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	t <sub>WC</sub>	20	—	25	—	35	—	ns
Chip Selection to End of Write	t <sub>CW</sub>	14	—	17	—	25	—	ns
Address Valid to End of Write	t <sub>AW</sub>	16	—	20	—	30	—	ns
Address Setup Time	t <sub>AS</sub>	0	—	0	—	0	—	ns
Write Pulse Width	t <sub>WP</sub>	14	—	17	—	25	—	ns
Write Recovery Time	t <sub>WR</sub>	0	—	0	—	0	—	ns
Write to Output in High-Z	t <sub>WZ</sub> <sup>1</sup>	0	12	0	15	0	20	ns
Data to Write Time Overlap	t <sub>DW</sub>	12	—	15	—	20	—	ns
Data Hold from Write Time	t <sub>DH</sub>	0	—	0	—	0	—	ns
Output Active from End of Write	t <sub>OW</sub> <sup>1</sup>	0	—	0	—	0	—	ns

■ WRITE TIMING WAVEFORM (1) ( $\overline{WE}$  Controlled)



■ WRITE TIMING WAVEFORM (2) ( $\overline{CS}$  Controlled)



- Notes:
1. Transition is measured  $\pm 200$  mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.
  2. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
  3.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
  4. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, the output buffers remain in a high impedance state.
  5.  $D_{out}$  is the same phase of write data of this write cycle, if  $t_{WR}$  is long enough.


■ LOW  $V_{CC}$  DATA RETENTION CHARACTERISTICS ( $T_a = 0$  to  $+70^\circ\text{C}$ )

This characteristic is guaranteed only for L-version.

Item	Symbol	Min	Typ	Max	Unit	Test Condition
$V_{CC}$ for Data Retention	$V_{DR}$	2.0	—	—	V	$\overline{CS} \geq V_{CC} - 0.2\text{V}$ $V_{in} \geq V_{CC} - 0.2\text{V}$ or $0\text{V} \leq V_{in} \leq 0.2\text{V}$
Data Retention Current	$I_{CCDR}$	—	2	100 <sup>1</sup>	$\mu\text{A}$	
Chip Deselect to Data Retention Time	$t_{CDR}$	0	—	—	ns	
Operation Recovery Time	$t_R$	5	—	—	ms	

Note:  $V_{CC} = 3.0$  V.

■ LOW  $V_{CC}$  DATA RETENTION TIMING WAVEFORM



## 524,288-Word x 8-Bit High Speed CMOS Static RAM

### DESCRIPTION


The Hitachi HM628512 is a 4M-bit Static RAM organized 512-kword x 8-bit. It realizes higher density, higher performance and low power consumption by employing 0.5  $\mu\text{m}$  Hi-CMOS process technology. The device, packaged in a 525-mil SOP (foot print pitch width) or 600-mil plastic DIP, is available for high density mounting. LP-version is suitable for battery back up system.

### FEATURES


- High speed  
Fast Access time 55/70/85/100 ns (max.)
- Low power  
Standby: 10  $\mu\text{W}$  (typ.) (L/L-SL version)  
Operation: 75 mW/MHz (typ.)
- Single 5V supply
- Completely static memory  
No clock or timing strobe required
- Equal access and cycle times
- Common data input and output: Three state input
- Directly TTL compatible: All inputs and outputs
- Capacity of battery back up operation (L/L-SL version)

### ORDERING INFORMATION

Type No.	Access Time	Package
HM628512P-5	55 ns	600-mil, 32 pin Plastic DIP (DP-32)
HM628512P-7	70 ns	
HM628512P-8	85 ns	
HM628512P-10	100 ns	
HM628512LP-5	55 ns	
HM628512LP-7	70 ns	
HM628512LP-8	85 ns	
HM628512LP-10	100 ns	
HM628512LP-5SL	55 ns	
HM628512LP-7SL	70 ns	
HM628512LP-8SL	85 ns	525-mil, 32 pin Plastic SOP (FP-32D)
HM628512LP-10SL	100 ns	
HM628512FP-5	55 ns	
HM628512FP-7	70 ns	
HM628512FP-8	85 ns	
HM628512FP-10	100 ns	
HM628512LFP-5	55 ns	
HM628512LFP-7	70 ns	
HM628512LFP-8	85 ns	
HM628512LFP-10	100 ns	
HM628512LFP-5SL	55 ns	
HM628512LFP-7SL	70 ns	
HM628512LFP-8SL	85 ns	
HM628512LFP-10SL	100 ns	



### PIN ARRANGEMENT




### PIN DESCRIPTION

Symbol	Function
A0-A18	Address
I/O0-I/O7	Input/Output
CS	Chip Select
WE	Write Enable
OE	Output Enable
VCC	Power Supply
VSS	Ground





■ BLOCK DIAGRAM



■ FUNCTION TABLE

$\overline{WE}$	$\overline{CS}$	$\overline{OE}$	Mode	VCC Current	Dout Pin	Ref. Cycle
X	H	X	Not Selected	ISB, ISB1	High-Z	—
H	L	H	Output Disable	ICC	High-Z	—
H	L	L	Read	ICC	Dout	Read Cycle
L	L	H	Write	ICC	Din	Write Cycle (1)
L	L	L	Write	ICC	Din	Write Cycle (2)

Note: X: H or L

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Voltage on any Pin Relative to VSS	$V_T$	-0.5*1 to +7.0	V
Power Dissipation	$P_T$	1.0	W
Operating Temperature	$T_{opr}$	0 to +70	°C
Storage Temperature	$T_{stg}$	-55 to +125	°C
Storage Temperature Under Bias	$T_{bias}$	-10 to +85	°C

Notes 1. -3.0V for pulse half-width  $\leq$  30 ns

■ RECOMMENDED DC OPERATING CONDITIONS ( $T_a = 0$  to +70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	VCC	4.5	5.0	5.5	V
	VSS	0	0	0	V
Input High (Logic 1) Voltage	$V_{IH}$	2.2	—	6.0	V
Input Low (Logic 0) Voltage	$V_{IL}$	-0.3*1	—	0.8	V

Note \*1. -3.0V for pulse half-width  $\leq$  30ns.



■ **DC CHARACTERISTICS** (T<sub>a</sub> = 0 to +70°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V)

Item	Symbol	Test Conditions	Min	Typ*1	Max	Unit
Input Leakage Current	I <sub>LI</sub>	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>	—	—	2	μA
Output Leakage Current	I <sub>LO</sub>	$\overline{CS} = V_{IH}, \overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ , V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>	—	—	2	μA
Operating Power Supply Current: DC	I <sub>CC</sub>	$\overline{CS} = V_{IL}$ , Others = V <sub>IH</sub> /V <sub>IL</sub> , I <sub>I/O</sub> = 0 mA	—	15	35	mA
Operating Power Supply Current	I <sub>CC1</sub>	Min. Cycle, Duty = 100% $\overline{CS} = V_{IL}$ , Others = V <sub>IH</sub> /V <sub>IL</sub> I <sub>I/O</sub> = 0 mA	—	55	90	mA
	I <sub>CC2</sub>	Cycle Time = 1 μs, Duty = 100% I <sub>I/O</sub> = 0 mA, $\overline{CS} \leq 0.2V$ , V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2V, V <sub>IL</sub> ≤ 0.2V	—	15	30	mA
Standby Power Supply Current: DC	I <sub>SB</sub>	$\overline{CS} = V_{IH}$	—	1	3	mA
Standby Power Supply Current (1): DC	I <sub>SB1</sub>	V <sub>in</sub> ≥ 0V, $\overline{CS} \geq V_{CC} - 0.2V$	—	0.02	2	mA
		V <sub>in</sub> ≥ 0V, $\overline{CS} \geq V_{CC} - 0.2V$	—	2*2	100*2	μA
		V <sub>in</sub> ≥ 0V, $\overline{CS} \geq V_{CC} - 0.2V$	—	2*3	50*3	μA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.1 mA	—	—	0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0 mA	2.4	—	—	V

Notes: 1. Typical values are at V<sub>CC</sub> = 5.0V, T<sub>a</sub> = +25°C and specified loading.  
 2. This characteristics is guaranteed only for L-version.  
 3. This characteristics is guaranteed only for L-SL version.

■ **CAPACITANCE** (T<sub>a</sub> = 25°C, f = 1.0 MHz)\*1

Item	Symbol	Typ	Max	Unit	Test Conditions
Input Capacitance	C <sub>in</sub>	—	8	pF	V <sub>IN</sub> = 0V
Output Capacitance	C <sub>I/O</sub>	—	10	pF	V <sub>I/O</sub> = 0V

Note \*1. This parameter is sampled and not 100% tested.

■ **AC CHARACTERISTICS** (T<sub>a</sub> = 0 to +70°C, V<sub>CC</sub> 5V ± 10%, unless otherwise noted.)

**Test Conditions**


- Input pulse levels: 0.8V to 2.4V
- Input rise and fall times: 5ns
- Input and Output timing reference levels: 1.5V
- Output load: 1 TTL gate + C<sub>L</sub> (100 pF) (including scope and jig)

■ **READ CYCLE**

Item	Symbol	HM628512-5		HM628512-7		HM628512-8		HM628512-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Read Cycle Time	t <sub>RC</sub>	55	—	70	—	85	—	100	—	ns	
Address Access Time	t <sub>AA</sub>	—	55	—	70	—	85	—	100	ns	
Chip Select Access Time	t <sub>CO</sub>	—	55	—	70	—	85	—	100	ns	
Output Enable to Output Valid	t <sub>OE</sub>	—	25	—	35	—	45	—	50	ns	
Chip Selection to Output in Low-Z	t <sub>LZ</sub>	5	—	10	—	10	—	10	—	ns	1,2,3
Output Enable to Output in Low-Z	t <sub>OLZ</sub>	5	—	5	—	5	—	5	—	ns	1,2,3
Chip Deselection to Output in High-Z	t <sub>HZ</sub>	0	20	0	25	0	30	0	35	ns	1,2,3
Output Disable to Output in High-Z	t <sub>OHZ</sub>	0	20	0	25	0	30	0	35	ns	1,2,3
Output Hold from Address Change	t <sub>OH</sub>	5	—	10	—	10	—	10	—	ns	



■ READ TIMING WAVEFORM\*4




- Notes:
1.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve and open circuit conditions and are not referenced to output voltage levels.
  2. At any given temperature and voltage condition,  $t_{HZ}$  max is less than  $t_{LZ}$  min both for a given device and from device to device.
  3. This parameter is sampled and not 100% tested.
  4.  $\overline{WE}$  is high for read cycle.




■ WRITE CYCLE

Parameter	Symbol	HM628512-5		HM628512-7		HM628512-8		HM628512-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Cycle Time	t <sub>WC</sub>	55	—	70	—	85	—	100	—	ns	
Chip Selection to End of Write	t <sub>CW</sub>	55	—	60	—	75	—	80	—	ns	
Address setup Time	t <sub>AS</sub>	0	—	0	—	0	—	0	—	ns	
Address Valid to End of Write	t <sub>AW</sub>	50	—	60	—	75	—	80	—	ns	
Write Pulse Width	t <sub>WP</sub>	40	—	50	—	55	—	60	—	ns	
Write Recovery Time	t <sub>WR</sub>	5	—	5	—	5	—	5	—	ns	
$\overline{WE}$ to Output in High-Z	t <sub>WHZ</sub>	0	20	0	25	0	30	0	35	ns	10
Data to Write Time Overlap	t <sub>DW</sub>	25	—	30	—	35	—	40	—	ns	
Data Hold from Write Time	t <sub>DH</sub>	0	—	0	—	0	—	0	—	ns	
Output Active from End of Write	t <sub>OW</sub>	5	—	5	—	5	—	5	—	ns	10

■ WRITE TIMING WAVEFORM (1) ( $\overline{OE}$  Clock)



■ WRITE TIMING WAVEFORM (2) ( $\overline{OE}$  Low Fixed)




- Notes:
1. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ . A write begins at the later transition of  $\overline{CS}$  going low or  $\overline{WE}$  low. A write ends at the earlier transition of  $\overline{CS}$  going high or  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
  2.  $t_{CW}$  is measured from  $\overline{CS}$  going low to the end of write.
  3.  $t_{AS}$  is measured from  $\overline{CS}$  going low to the end of write.
  4.  $t_{WR}$  is measured from the earlier of  $\overline{WE}$  or  $\overline{CS}$  going high to the end of write cycle.
  5. During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
  6. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, the output remain in a high impedance state.
  7.  $D_{out}$  is the same phase of write data of this write cycle.
  8.  $D_{out}$  is the read data of next address.
  9. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Therefore, the input signals of opposite phase to the outputs must not be applied to them.
  10. This parameter is sampled and not 100% tested.

■ **LOW V<sub>CC</sub> DATA RETENTION CHARACTERISTICS** (T<sub>a</sub> = 0 to +70°C)

This characteristics is guaranteed only for L/L-SL version

Item	Symbol	Min	Typ	Max	Unit	Test Condition
V <sub>CC</sub> for Data Retention	V <sub>DR</sub>	2	—	—	V	$\overline{CS} \geq V_{CC} - 0.2V, V_{in} \geq 0V$
Data Retention Current	I <sub>CCDR</sub>	—	1	50*1	μA	V <sub>CC</sub> = 3.0V, V <sub>in</sub> ≥ 0V
		—	1	15*2	μA	$\overline{CS} \geq V_{CC} - 0.2V$
Chip Select to Data Retention Time	t <sub>CDR</sub>	0	—	—	ns	See Retention Waveform
Operation Recovery Time	t <sub>R</sub>	5	—	—	ms	

■ **LOW V<sub>CC</sub> DATA RETENTION TIMING WAVEFORM** ( $\overline{CS}$  Controlled)



- Notes:
1. For L-version and 20 μA max. at T<sub>a</sub> = 0 to 40°C.
  2. For SL-version and 3 μA max. at T<sub>a</sub> = 0 to 40°C.
  3.  $\overline{CS}$  controls address buffer,  $\overline{WE}$  buffer,  $\overline{OE}$  buffer, and D<sub>in</sub> buffer. In data retention mode, V<sub>in</sub> levels (address,  $\overline{WE}$ ,  $\overline{OE}$ , I/O) can be in the high impedance state.

2



# HM66205 Series

524,288-Word × 8-Bit High Density CMOS Static RAM Module

## Description

The HM66205 is a high density 4M-bit static RAM module consisting of 4 pieces HM628128LTS products (TSOP type 1M static RAM) and a HD74ACT138FP equivalent product (SOP type CMOS decoder logic).

An outline of the HM66205 is the standard 600 mil width 32 pin dual-inline package. Its pin arrangement is completely compatible with the forthcoming 4M-bit monolithic static RAM.

The HM66205 offers the features of low power and high speed by using high speed CMOS devices. And, the HM66205 makes high density mounting possible with no surface mount technology.

These features make the HM66205 ideally suited for high density, compact memory system.


## Features

- High density 32 pin DIP
  - Mounting 4 pcs. of 1M static RAM (TSOP; HM628128LTS) and CMOS decoder logic (SOP; HD74ACT138FP equivalent).
- Pin compatible with 4M monolithic static RAM
- High speed
  - Fast access time 85/100/120ns (maximum).
- Equal access and cycle time
- Completely static RAM
  - No clock or timing strobe required
- Low Power standby and low power operation
  - Standby: ..... .40  $\mu$ W (typical)
  - Operation: ..... .80 mW (typical)
- Common data input and output, three state outputs
- Capable of battery backup operation
- Directly TTL compatible: All inputs and outputs

## TYPE OF PRODUCTS

Part No.	Access	Package
HM66205L-85	85 ns	600-mil Module DIP
HM66205L-10	100 ns	
HM66205L-12	120 ns	

## PIN ARRANGEMENT




## PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>18</sub>	Address
I/O <sub>1</sub> -I/O <sub>8</sub>	Input/Output
$\overline{CS}$	Chip Select
$\overline{WE}$	Write Enable
$\overline{OE}$	Output Enable
V <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground

The 66205 module was designed for pinout and signal compatibility with the forthcoming 512K × 8 monolithic device.



■ BLOCK DIAGRAM





**MODE SELECTION**

Mode	$\overline{CS}$	$\overline{WE}$	$\overline{OE}$	I/O	Current	Note
Not Selected (Power Down)	H	X	X	High-Z	$I_{SB}, I_{SB1}$	
Read	L	H	L	$D_{out}$	$I_{CC}$	Read Cycle <sup>(1)-(3)</sup>
Write	L	L	H	$D_{in}$	$I_{CC}$	Write Cycle <sup>(1)</sup>
	L	L	L	$D_{in}$	$I_{CC}$	Write Cycle <sup>(2)</sup>

NOTE: X = Don't care (H or L).

**ABSOLUTE MAXIMUM RATINGS**

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to $V_{SS}$	$V_T$	-0.5 to +7.0	V
Power Dissipation	$P_T$	1.0	W
Operating Temperature Range	$T_{opr}$	0 ~ +70	°C
Storage Temperature Range	$T_{stg}$	-55 to +125	°C
Storage Temperature Range Under Bias	$T_{bias}$	-10 ~ +85	°C

**ELECTRICAL CHARACTERISTICS**
**Recommended DC Operating Conditions** ( $T_A = 0$  to +70°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input Voltage	$V_{IH}$	2.2	—	6.0	V
	$V_{IL}$	-0.5	—	0.8	V

**DC CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_A = 0$  to +70°C)

Parameter	Symbol	Min.	Typ.*1	Max.	Unit	Test Conditions
Input Leakage Current	$ I_{L1} $	—	—	2	$\mu A$	$V_{in} = V_{SS} \sim V_{CC}$
Output Leakage Current	$ I_{L0} $	—	—	2	$\mu A$	$\overline{CS} = \overline{V_{IH}}, \overline{OE} = \overline{V_{IH}}$ or $\overline{WE} = \overline{V_{IL}}, V_{I/O} = V_{SS} \sim V_{CC}$
Operating Power Supply Current: DC	$I_{CC}$	—	19	46	mA	$\overline{CS} = V_{IL}$ , Others $V_{IH}/V_{IL}$ , $I_{I/O} = 0$ mA
Average Operating Power Supply Current <sup>(1)</sup>	$I_{CC1}$	—	48	89	mA	Min. Cycle, Duty = 100% $\overline{CS} = V_{IL}$ , $I_{I/O} = 0$ mA, Other $V_{IH}/V_{IL}$
Average Operating Power Supply Current <sup>(2)</sup>	$I_{CC2}$	—	16	36	mA	Cycle Time = 1 $\mu s$ , Duty = 100%, $I_{I/O} = 0$ mA, $\overline{CS} \leq 0.2V$ , $V_{IH} = V_{CC} - 0.2V$ , $V_{IL} \leq 0.2V$
Standby Power Supply Current: DC	$I_{SB}$	—	4	12	mA	$\overline{CS} = V_{IH}$
Standby Power Supply Current <sup>(1)</sup>	$I_{SB1}$	—	8	400	$\mu A$	$V_{in} \geq 0V$ , $\overline{CS} = V_{CC} - 0.2$
Output Low Voltage	$V_{OL}$	—	—	0.4	V	$I_{OL} = 2.1$ mA
Output High Voltage	$V_{OH}$	2.4	—	—	V	$I_{OH} = -1.0$ mA

NOTE: 1. Typical values are at  $V_{CC} = 5.0V$ ,  $T_A = +25^\circ C$  and specified loading.



■ CAPACITANCE ( $T_A = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$ )

Parameter	Symbol	Typ.	Max.	Unit	Test Conditions	Notes
Input Capacitance <sup>(1)</sup>	$C_{in1}$	—	45	pF	$V_{in} = 0V$	$A_0-A_{16}$ , $\overline{WE}$ , $\overline{OE}$
Input Capacitance <sup>(2)</sup>	$C_{in2}$	—	45	pF	$V_{in} = 0V$	$A_{17}-A_{18}$ , $\overline{CS}$
Input/Output Capacitance	$C_{I/O}$	—	50	pF	$V_{I/O} = 0V$	$I/O_1-I/O_8$

NOTE: This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS ( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)


AC Test Conditions

Input pulse levels: 0.8V to 2.4V  
 Input rise and fall times: 5 ns  
 Input and output timing reference level: 1.5V  
 Output load: 1 TTL gate and  $C_L = 100$  pF (including scope and jig)


• Read Cycle

Parameter	Symbol	HM66205L-85		HM66205L-10		HM66205L-12		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	$t_{RC}$	85	—	100	—	120	—	ns
Address Access Time	$t_{AA}$	—	85	—	100	—	120	ns
Chip Select Access Time	$t_{ACS}$	—	85	—	100	—	120	ns
Output Enable to Output Valid	$t_{OE}$	—	35	—	45	—	50	ns
Chip Selection to Output in Low-Z	$t_{CLZ}$	10	—	10	—	10	—	ns
Output Enable to Output in Low-Z	$t_{OLZ}$	5	—	5	—	5	—	ns
Chip Deselection to Output in High-Z	$t_{CHZ}$	0	25	0	30	0	35	ns
Output Disable to Output in High-Z	$t_{OHZ}$	0	20	0	30	0	35	ns
Output Hold From Address Change	$t_{OH}$	10	—	10	—	10	—	ns


• Read Cycle Timing (1) \*1



• Read Cycle Timing (2) \*1, \*2, \*4



• Read Cycle Timing (3) \*1, \*3, \*4




- NOTES:**
1.  $\overline{WE}$  is high for read cycle.
  2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
  3. Address should be valid prior to or coincident with  $\overline{CS}$  transition low.
  4.  $\overline{OE} = V_{IL}$ .




• Write Cycle

Parameter	Symbol	HM66205L-85		HM66205L-10		HM66205L-12		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	$t_{WC}$	85	—	100	—	120	—	ns
Chip Selection to End of Write	$t_{CW}$	75	—	90	—	100	—	ns
Address Setup Time	$t_{AS}$	0	—	0	—	0	—	ns
Address Valid to End of Write	$t_{AW}$	75	—	90	—	100	—	ns
Write Pulse Width	$t_{WP}$	65	—	75	—	85	—	ns
Write Recovery	$t_{WR}$	5	—	5	—	10	—	ns
Write to Output in High-Z	$t_{WHZ}$	0	30	0	35	0	40	ns
Data to Write Time Overlap	$t_{DW}$	35	—	40	—	45	—	ns
Data Hold From Write Time	$t_{DH}$	0	—	0	—	0	—	ns
Output Active From End of Write	$t_{OW}$	5	—	5	—	5	—	ns

• Write Cycle Timing (1) ( $\overline{OE}$  Clock)



• Write Cycle Timing (2) \*5 ( $\overline{OE}$  Low Fixed)



NOTES:

1. A write occurs during the overlap ( $t_{WP}$  of a low  $\overline{CS}$  and low  $\overline{WE}$ ).
2.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
3. During this period, I/O pins are in the output state. The input signals out of phase must not be applied.
4. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  low transition, output remain in a high impedance state.
5.  $\overline{OE}$  is continuously low. ( $\overline{OE} = V_{IL}$ ).
6.  $D_{out}$  should be held in the phase of the written data during this write cycle.
7.  $D_{out}$  is the read data of next address.
8. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. The input signals which are opposite to the output level should not be applied to I/O pins.




2

• Low  $V_{CC}$  Data Retention Characteristics ( $T_A = 0$  to  $+70^\circ\text{C}$ )

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
$V_{CC}$ for Data Retention	$V_{DR}$	2.0	—	—	V	$\overline{CS} \geq V_{IN}, A_{17}-A_{18} \geq V_{IN}$
Data Retention Current	$I_{CCDR}$	—	4	200	$\mu\text{A}$	$\overline{CS} \geq V_{IN}, V_{IN} = 0\text{V}$
Chip Deselect to Data Retention Time	$t_{CDR}$	0	—	—	ns	See Retention Waveform
Operation Recovery Time	$t_R$	$t_{RC}$	—	—	ns	

NOTE: 1.  $t_{RC}$  = Read Cycle Time.

■ Low  $V_{CC}$  Data Retention Waveform




## 1,048,576-Word x 4-Bit High Speed CMOS Static Ram

### ■ FEATURES


- High Speed:  
Fast access time 25/30/35/45 ns(max.) (P-version)  
30/35/45 ns(max.) (LP-version)
- Completely static memory  
No clock or timing strobe required
- Equal access and cycle time
- TTL compatible—All inputs and outputs
- Thin plastic package for high density mounting

### ■ ORDERING INFORMATION

Type No.	Access Time	Package
HM624100JP-25	25 ns	400 mil 32-pin SOJ (CP-32D)
HM624100JP-30	30 ns	
HM624100JP-35	35 ns	
HM624100JP-40	45 ns	
HM624100JLP-30	30ns	32-pin TSOP (II)
HM624100JLP-35	35ns	
HM624100JLP-45	45ns	
HM624100P-25	25ns	
HM624100P-30	30ns	
HM624100P-35	35ns	
HM624100P-45	45ns	
HM624100LP-30	30ns	
HM624100LP-35	35ns	
HM624100LP-45	45ns	




### ■ PIN ARRANGEMENT



### ■ PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> –A <sub>19</sub>	Address Input
I/O <sub>1</sub> –I/O <sub>4</sub>	Data Input/Output
$\overline{\text{CS}}$	Chip Select
$\overline{\text{WE}}$	Write Enable
$\overline{\text{OE}}$	Output Enable
V <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground
NC	No Connection

■ BLOCK DIAGRAM



■ FUNCTION TABLE

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Mode	V <sub>CC</sub> Current	I/O Pin	Ref. Cycle
H	X	X	Deselect	ISB, ISB1	High-Z	—
L	L	H	Read	ICC	Dout	Read Cycle 1, 2, 3
L	H	L	Write	ICC	Din	Write Cycle 1
L	L	L	Write	ICC	Din	Write Cycle 2

Note: X: H or L

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>T</sub>	-0.5 <sup>1</sup> to +7.0	V
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	-55 to +125	°C
Storage Temperature Under Bias	T <sub>bias</sub>	-10 to +85	°C

Note: 1. V<sub>T</sub> min = -2.0 V for pulse width ≤ 10 ns.



■ RECOMMENDED DC OPERATING CONDITIONS (Ta = 0 to +70°C)

Item	Symbol	Min.	Typ	Max.	Unit
Supply Voltage	VCC	4.5	5.0	5.5	V
	VSS	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.2	—	6.0	V
Input Low Voltage	V <sub>IL</sub>	-0.5 <sup>1</sup>	—	0.8	V

Note: 1. V<sub>IL</sub> min = -2.0 V for pulse width ≤ 10 ns.

■ DC CHARACTERISTICS (Ta = 0 to +70°C, VCC = 5V ± 10%, VSS = 0V)

Item	Symbol	HM624100P			HM624100LP			Unit	Test Conditions
		Min.	Typ	Max.	Min.	Typ	Max.		
Input Leakage Current	I <sub>LI</sub>	—	—	2.0	—	—	2.0	μA	VCC = Max., Vin = VSS to VCC
Output Leakage Current	I <sub>LO</sub>	—	—	2.0	—	—	2.0	μA	$\overline{CS} = V_{IH}$ V <sub>I/O</sub> = VSS to VCC
Operating VCC Current	I <sub>CC</sub>	—	—	150	—	—	140	mA	$\overline{CS} = V_{IL}$ , I <sub>I/O</sub> = 0 mA, Cycle=25 ns. (P), 35 ns. (LP)
Standby VCC Current	I <sub>SB</sub>	—	—	60	—	—	5	mA	$\overline{CS} = V_{IH}$ Cycle=25 ns. (P), 35 ns. (LP)
	I <sub>SB1</sub>	—	—	10	—	—	0.1	mA	$\overline{CS} \geq V_{CC} - 0.2V$ 0 V ≤ V <sub>in</sub> ≤ 0.2V or V <sub>in</sub> ≥ VCC - 0.2V
Output Low Voltage	V <sub>OL</sub>	—	—	0.4	—	—	0.4	V	I <sub>OL</sub> = 8mA
	V <sub>OH</sub>	2.4	—	—	2.4	—	—	V	I <sub>OH</sub> = -4mA

■ CAPACITANCE (Ta = 25°C, f = 1 MHz)


Item	Symbol	Min	Max	Unit	Test Conditions
Input Capacitance	C <sub>in</sub>	—	5	pF	V <sub>in</sub> = 0 V
Output Capacitance	C <sub>I/O</sub>	—	10	pF	V <sub>I/O</sub> = 0 V

Note: 1. This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS (Ta = 0 to +70°C, VCC = 5V ± 10%, unless otherwise noted.)


Test Conditions

- Input pulse levels: VSS to 3.0 V
- Input rise and fall times: 4 ns
- Input and Output timing reference levels: 1.5 V
- Output load: See Figures



Output Load (A)

\* Including scope & jig.



Output Load (B)

(for t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>WHZ</sub> & t<sub>OW</sub>)







■ READ CYCLE

Item	Symbol	HM624100-25 P		HM624100-30 P/LP		HM624100-35 P/L		HM624100-45 P/LP		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	$t_{RC}$	25	—	30	—	35	—	45	—	ns
Address Access Time	$t_{AA}$	—	25	—	30	—	35	—	45	ns
Chip Select Access Time	$t_{ACS}$	—	25	—	30	—	35	—	45	ns
Chip Selection to Output in Low-Z	$t_{CLZ}^1$	5	—	5	—	5	—	10	—	ns
Output Enable to Output Valid	$t_{OE}$	—	10	—	13	—	15	—	20	ns
Output Enable to Output in Low-Z	$t_{OLZ}^1$	0	—	0	—	0	—	0	—	ns
Chip Deselection to Output in High-Z	$t_{CHZ}^1$	0	10	0	10	0	15	0	15	ns
Chip Disable to Output in High-Z	$t_{OHZ}^1$	0	10	0	10	0	15	0	15	ns
Output Hold from Address Change	$t_{OH}$	5	—	5	—	5	—	5	—	ns
Chip Selection to Power Up Time	$t_{PU}$	0	—	0	—	0	—	0	—	ns
Chip Deselection to Power Down Time	$t_{PD}$	—	20	—	20	—	30	—	20	ns


■ READ TIMING WAVEFORM (1) 1, 2



■ READ TIMING WAVEFORM (2) 2, 3, 5



■ READ TIMING WAVEFORM (3) 1, 2, 4, 5




- Notes:
1. Transition is measured  $\pm 200$  mV from steady state voltage with Load (B). This parameter is sampled not 100% tested.
  2. WE is high for read cycle.
  3. CS is low.
  4. Address valid prior to or coincident with CS transition low.
  5. OE =  $V_{IL}$ .



■ WRITE CYCLE

Parameter	Symbol	HM624100-25 P		HM624100-30 P/LP		HM624100-35 P/L		HM624100-45 P/LP		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t <sub>WC</sub>	25	—	30	—	35	—	45	—	ns
Chip Selection to End of Write	t <sub>CW</sub>	15	—	20	—	25	—	35	—	ns
Address Valid to End of Write	t <sub>AW</sub>	15	—	20	—	25	—	35	—	ns
Address Setup Time	t <sub>AS</sub>	0	—	0	—	0	—	0	—	ns
Write Pulse Width	t <sub>WP</sub>	15	—	20	—	25	—	35	—	ns
Write Recovery Time	t <sub>WR</sub>	0	—	0	—	0	—	0	—	ns
Output Disable to Output in High-Z	t <sub>OZH</sub>	0	10	0	10	0	15	0	15	ns
Write to Output in High-Z <sup>1</sup>	t <sub>WHZ</sub>	0	10	0	10	0	15	0	15	ns
Data to Write Time Overlap	t <sub>DW</sub>	12	—	15	—	20	—	30	—	ns
Data Hold from Write Time	t <sub>DH</sub>	0	—	0	—	0	—	0	—	ns
Output Active from End of Write	t <sub>OW</sub>	0	—	0	—	0	—	0	—	ns


■ WRITE TIMING WAVEFORM (1)



2



■ WRITE TIMING WAVEFORM (2) <sup>6</sup>



- Notes:
1. Transition is measured  $\pm 200$  mV from high impedance voltage with Load (B). This parameter is sampled not 100% tested.
  2. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
  3.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
  4. During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
  5. If  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transitions or after the  $\overline{WE}$  transition, output remain a high impedance state.
  6.  $\overline{OE}$  is continuously low. ( $\overline{OE} = V_{IL}$ )
  7.  $\overline{Dout}$  is the same phase of write data of this write cycle.
  8.  $\overline{Dout}$  is the read data of next address.
  9. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied.




■ **LOW V<sub>CC</sub> DATA RETENTION CHARACTERISTICS** (T<sub>a</sub> = 0 to +70°C)

This characteristic is guaranteed only for L-version.

Item	Symbol	Min	Typ	Max	Unit	Test Condition
V <sub>CC</sub> for Data Retention	V <sub>DR</sub>	2.0	—	—	V	$\overline{CS} \geq V_{CC} - 0.2V$ , $V_{in} \geq V_{CC} - 0.2V$ or $0V \leq V_{in} \leq 0.2V$
Data Retention Current	I <sub>CCDR</sub>	—	—	100 <sup>1</sup>	μA	
Chip Select to Data Retention Time	t <sub>CDR</sub>	0	—	—	ns	
Operation Recovery Time	t <sub>R</sub>	5	—	—	ms	

Note: V<sub>CC</sub> = 3.0 V.

■ **LOW V<sub>CC</sub> DATA RETENTION TIMING WAVEFORM**



2




## 4,194,304-Word x 1-Bit High Speed CMOS Static RAM

### ■ FEATURES


- High Speed:  
Fast access time 25/30/35/45 ns(max.) (P-version)  
30/35/45 ns(max.) (LP-version)
- Single 5V supply
- Completely static memory  
No clock or timing strobe required
- Equal access and cycle times
- TTL compatible: All inputs and outputs
- Thin plastic package for high density mounting

### ■ ORDERING INFORMATION

Type No.	Access Time	Package
HM621400JP-25	25 ns	400-mil, 32 pin SOJ (CP-32D)
HM621400JP-30	30 ns	
HM621400JP-35	35 ns	
HM621400JP-45	45 ns	
HM621400JLP-30	30 ns	32-pin TSOP (II)
HM621400JLP-35	35 ns	
HM621400JLP-45	45 ns	
HM621400P-25	25 ns	
HM621400P-30	30 ns	
HM621400P-35	35 ns	
HM621400P-45	45 ns	
HM621400LP-30	30 ns	
HM621400LP-35	35 ns	
HM621400LP-45	45 ns	




### ■ PIN ARRANGEMENT



### ■ PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>21</sub>	Address Input
D <sub>IN</sub>	Data Input
D <sub>OUT</sub>	Data Output
$\overline{CS}$	Chip Select
$\overline{WE}$	Write Enable
$\overline{OE}$	Output Enable
V <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground
NC	No Connection

■ BLOCK DIAGRAM



■ FUNCTION TABLE

CS	OE	WE	Mode	VCC Current	Dout Pin	Ref. Cycle
H	X	X	Deselect	ISB, ISB1	High-Z	—
L	L	H	Read	ICC	Dout	Read Cycle 1, 2, 3
L	H	L	Write	ICC	Din	Write Cycle 1
L	L	L	Write	ICC	Din	Write Cycle 2

Note: X: H or L

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Voltage on any Pin Relative to VSS	$V_T$	-0.5*1 to +7.0	V
Power Dissipation	PT	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tstg	-55 to +125	°C
Storage Temperature Under Bias	Tbias	-10 to +85	°C

Note 1.  $V_T$  min. = -2.0V for pulse width  $\leq$  10 ns

■ RECOMMENDED DC OPERATING CONDITIONS (Ta = 0 to +70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	VCC	4.5	5.0	5.5	V
	VSS	0	0	0	V
Input High Voltage	VIH	2.2	—	6.0	V
Input Low Voltage	VIL	-0.5*1	—	0.8	V

Note 1.  $V_{IL}$  min. = -2.0V for pulse width  $\leq$  10ns.



■ DC CHARACTERISTICS (T<sub>a</sub> = 0 to +70°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V)

Item	Symbol	HM621400P					HM621400LP				
		Min	Typ	Max	Unit	Test Conditions	Min	Typ	Max	Unit	Test Conditions
Input Leakage Current	I <sub>LI</sub>	—	—	2.0	μA	V <sub>CC</sub> = Max. V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>	—	—	2.0	μA	V <sub>CC</sub> = Max. V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Output Leakage Current	I <sub>LO</sub>	—	—	2.0	μA	$\overline{CS} = V_{IH}$ V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>	—	—	2.0	μA	$\overline{CS} = V_{IH}$ V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Operating V <sub>CC</sub> Current	I <sub>CC</sub>	—	—	150	mA	$\overline{CS} = V_{IL}$ , I <sub>I/O</sub> = 0 mA Cycle = 25 ns	—	—	140	mA	$\overline{CS} = V_{IL}$ , I <sub>I/O</sub> = 0 mA Cycle = 30 ns
Standby V <sub>CC</sub> Current	I <sub>SB</sub>	—	—	60	mA	$\overline{CS} = V_{IH}$ , Cycle = 25 ns	—	—	5	mA	$\overline{CS} = V_{IH}$ , Cycle = 30 ns
	I <sub>SB1</sub>	—	—	10	mA	$\overline{CS} \geq V_{CC} - 0.2V$ 0V ≤ V <sub>in</sub> ≤ 0.2V or V <sub>in</sub> ≥ V <sub>CC</sub> - 0.2V	—	—	0.1	mA	$\overline{CS} \geq V_{CC} - 0.2V$ 0V ≤ V <sub>in</sub> ≤ 0.2V or V <sub>in</sub> ≥ V <sub>CC</sub> - 0.2V
Output Voltage	V <sub>OL</sub>	—	—	0.4	V	I <sub>OL</sub> = 8 mA	—	—	0.4	V	I <sub>OL</sub> = 8 mA
	V <sub>OH</sub>	2.4	—	—	V	I <sub>OH</sub> = -4 mA	2.4	—	—	V	I <sub>OH</sub> = -4 mA

■ CAPACITANCE (T<sub>a</sub> = 25°C; f = 1 MHz)


Item	Symbol	Typ	Max	Unit	Test Conditions
Input Capacitance	C <sub>in</sub>	—	5	pF	V <sub>IN</sub> = 0V
Input/Output Capacitance	C <sub>I/O</sub>	—	10	pF	V <sub>I/O</sub> = 0V

Note 1. This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS (T<sub>a</sub> = 0 to +70°C, V<sub>CC</sub> 5V ± 10%, unless otherwise noted.)

Test Conditions

- Input pulse levels: V<sub>SS</sub> to 3.0V
- Input rise and fall times: 4ns
- Input and Output timing reference levels: Input 1.5V  
Output 1.5V
- Output load: See Figures




■ READ CYCLE


Item	Symbol	HM621400-25P		HM621400-30P/LP		HM621400-35P/LP		HM621400-45P/LP		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t <sub>RC</sub>	25	—	30	—	35	—	45	—	ns
Address Access Time	t <sub>AA</sub>	—	25	—	30	—	35	—	45	ns
Chip Select Access Time	t <sub>ACS</sub>	—	25	—	30	—	35	—	45	ns
Chip Selection to Output in Low-Z	t <sub>CLZ</sub> *1	5	—	5	—	5	—	10	—	ns
Output Enable to Output Valid	t <sub>OE</sub>	—	10	—	13	—	15	—	20	ns
Output Enable to Output in Low-Z	t <sub>OLZ</sub> *1	0	—	0	—	0	—	0	—	ns
Chip Deselection to Output in High-Z	t <sub>CHZ</sub> *1	0	10	0	10	0	15	0	15	ns
Chip Disable to Output in High-Z	t <sub>OHZ</sub> *1	0	10	0	10	0	15	0	15	ns
Output Hold from Address Change	t <sub>OH</sub>	5	—	5	—	5	—	5	—	ns
Chip Selection to Power Up Time	t <sub>PU</sub>	0	—	0	—	0	—	0	—	ns
Chip Deselection to Power Down Time	t <sub>PD</sub>	—	20	—	20	—	30	—	30	ns




■ READ TIMING WAVEFORM (1)\*1, \*2



■ READ TIMING WAVEFORM (2)\*2, \*3, \*5



■ READ TIMING WAVEFORM (3)\*1, \*2, \*4, \*5



- Notes:
1. Transition is measured  $\pm 200$  mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
  2.  $\overline{WE}$  is high for read cycle.
  3.  $\overline{CS}$  is low.
  4. Address valid prior to or coincident with  $\overline{CS}$  transition low.
  5.  $\overline{OE} = V_{IL}$ .






■ WRITE CYCLE

Parameter	Symbol	HM621400-25P		HM621400-30P/LP		HM621400-35P/LP		HM621400-45P/LP		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Cycle Time	t <sub>WC</sub>	25	—	30	—	35	—	45	—	ns	
Chip Selection to End of Write	t <sub>CW</sub>	15	—	20	—	25	—	35	—	ns	
Address Valid to End of Write	t <sub>AW</sub>	15	—	20	—	25	—	35	—	ns	
Address setup Time	t <sub>AS</sub>	0	—	0	—	0	—	0	—	ns	
Write Pulse Width	t <sub>WP</sub>	15	—	20	—	25	—	35	—	ns	
Write Recovery Time	t <sub>WR</sub>	0	—	0	—	5	—	0	—	ns	
Output Disable to Output in High-Z	t <sub>OHZ</sub> *5	0	10	0	10	0	15	0	15	ns	
Write to Output in High-Z	t <sub>WHZ</sub> *5	0	10	0	10	0	15	0	15	ns	
Data to Write Time Overlap	t <sub>DW</sub>	12	—	15	—	20	—	30	—	ns	
Data Hold from Write Time	t <sub>DH</sub>	0	—	0	—	0	—	0	—	ns	
Output Active from End of Write	t <sub>OW</sub>	0	—	0	—	0	—	0	—	ns	

■ WRITE TIMING WAVEFORM (1) ( $\overline{WE}$  Controlled)






■ **LOW VCC DATA RETENTION CHARACTERISTICS** ( $T_a = 0$  to  $+70^\circ\text{C}$ )

This characteristics is guaranteed only for L-version.

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
VCC for Data Retention	V <sub>DR</sub>	2.0	—	—	V	CS $\geq$ V <sub>CC</sub> - 0.2V, V <sub>in</sub> $\geq$ V <sub>CC</sub> - 0.2V or 0V $\leq$ V <sub>in</sub> $\leq$ 0.2V
Data Retention Current	I <sub>CCDR</sub>	—	—	100*1	$\mu\text{A}$	
Chip Select to Data Retention Time	t <sub>CDR</sub>	0	—	—	ns	
Operation Recovery Time	t <sub>R</sub>	5	—	—	ms	

Note: 1. V<sub>CC</sub> = 3.0V.

■ **LOW VCC DATA RETENTION TIMING WAVEFORM**



Section 3  
Cache Static RAM and  
Fast SRAM Modules

3



# HM62A168, HM62A188 Series

Direct Mapped 8,192-Word x 16(18)-Bit/ 2-Way 4,096-Word x 16(18)-Bit Static Cache Memory

## DESCRIPTION

The Hitachi HM62A168/188 is a high speed 128(144)-k Cache memory organized as 2-way set associative 4k x 16(18) or direct mapped 8k x 16(18).

By using two HM62A168/188 can be achieved high performance 32-bit microprocessor system. The HM62A168/188, packaged in a 52-pin PLCC is available for high density mounting.


## FEATURES

- Single 5V supply and high density 52-pin PLCC package
- High speed  
Access time: 25/30/35 ns (maximum)
- Directly TTL compatible  
All inputs and outputs
- Address latch
- Pin programmable for 8k x 16(18) or 2-way 4k x 16(18)


## ORDERING INFORMATION

Type No.	Access Time	Package
HM62A168CP-25	25 ns	52-pin PLCC (CP-52)
HM62A168CP-25R	25 ns	
HM62A168CP-30	30 ns	
HM62A168CP-35	35 ns	
HM62A188CP-25	25 ns	
HM62A188CP-25R	25 ns	
HM62A188CP-30	30 ns	
HM62A188CP-35	35 ns	
HM62A168BCP-25*	25 ns	
HM62A168BCP-35*	35 ns	
HM62A188BCP-25*	25 ns	
HM62A188BCP-35*	35 ns	

\*Please see note 6



## PIN ARRANGEMENT




## PIN DESCRIPTION

Pin Name	Function
CALEN	Cache Address Latch Enable
MODE	Mode Select
A0-A12	Address
$\overline{CS}_0, \overline{CS}_1$	Cache Chip Select
$\overline{COEA}, \overline{COEB}$	Cache Output Enable
$\overline{CWEA}, \overline{CWEB}$	Cache Write Enable
I/O0-I/O15	Data Input/Output
$\overline{CE}$	Cache Chip Enable
NC	No Connection
DP0, DP1	Parity Input/Output




■ BLOCK DIAGRAM

- Topology Two-Way Set Associative (MODE = Logic high)



- Topology Direct Mapped (MODE = Logic low)



## Signal Description

Signal Name	Pin Number	Signal Description
A0-A6	8-2	Address inputs to the memory array. A0-A11 are latched on the falling edge of CALEN.
A7-A11	51-47	
A12	46	A12 address input. In the two-way mode, address input A12 will be a "don't care" and should be externally wired to ground. In the direct-mapped mode. When MODE is connected to VSS, A12 selects which of the two 4K x 16(18) banks is read from or written to. A12 is not latched by CALEN, as are the other address inputs.
CALEN	52	Cache Address Latch Enable input. This signal controls the internal address latches for inputs A0-A11. When CALEN is high, the latch is transparent. The falling edge of CALEN latches the current address input levels. A12 is static and is not controlled by CALEN.
I/O0-I/O15	11-14, 16-19, 35-38, 40-43	Data inputs and outputs. These are the three-state lines that provide data access to the memory array.
MODE	31	MODE input. This signal controls whether the memory device is to be used in a direct-mapped configuration (8K x 16(18)). When the MODE signal is high, the device is placed in the two-way mode. When the mode input is low, the cache is in the direct-mapped mode. This is a hard wired strap option and must not be changed dynamically.
$\overline{CS}_0, \overline{CS}_1$	23, 30	Cache Chip Select inputs. These active low signals selectively enable the two bytes of memory. $\overline{CS}_0$ low enables bits I/O0-I/O7 and DP0. $\overline{CS}_1$ low enables bits I/O8-I/O15 and DP1. This applies to both the direct-mapped and two-way modes.
$\overline{CE}$	45	Cache Chip Enable input (active low). This signal functions as a global chip enable. It gates the $\overline{COEA}$ , $\overline{COEB}$ , $\overline{CWEA}$ , and $\overline{CWEB}$ inputs. A chip enable controlled write can be done by taking $\overline{CE}$ inactive high while one of the $\overline{CWEX}$ signals is active (assuming all other timings for a write cycle are met).
$\overline{COEA}, \overline{COEB}$	28, 29	Cache Output Enable inputs. These active low input enable cache bank A or bank B to drive the data bus when in the two-way mode. In the two-way mode, bank A is enabled when $\overline{COEA}$ is low and bank B is enabled when $\overline{COEB}$ is low. If both banks are activated at the same time, then both banks become deselected. In the direct-mapped mode, $\overline{COEA}$ and $\overline{COEB}$ must be tied together externally. A low on $\overline{COEA}$ and $\overline{COEB}$ then enables the outputs of the 8K x 16(18) memory. A12 is used to determine which 4K x 16(18) bank is accessed.
$\overline{CWEA}, \overline{CWEB}$	25, 24	Cache Write Enable inputs (active low). In the two-way mode when $\overline{CWEA}$ ( $\overline{CWEB}$ ) is active, data is written into memory bank A (B). In the direct-mapped mode, $\overline{CWEA}$ and $\overline{CWEB}$ must be tied together externally. A low on $\overline{CWEA}$ and $\overline{CWEB}$ enables data to be written into the 8K x 16(18) memory. A12 is used to determine which 4K x 16(18) bank is accessed.
DP0 or NC	20	Parity data inputs and outputs (HM62A188). These are three-state lines that provide parity data access to the memory array.
DP1 or NC	34	For the HM62A168, these two pins are not used (NC) and must not be physically tied to VCC, VSS, or any other device inputs.
VCC	1, 21, 22, 32, 33	System Power +5V. (21, 22, 32, 33 are for outputs)
VSS	9, 10, 15, 26, 27 39, 44	System Ground. (10, 15, 39, 44 are for outputs)





■ FUNCTION TABLE

Two-Way Mode (Mode = High) 2-4K x 16(18)

CE	CS <sub>0</sub>	CS <sub>1</sub>	COEA	COEB	CWEA	CWEB	I/O <sub>0</sub> -I/O <sub>7</sub> (DP <sub>0</sub> )	I/O <sub>8</sub> -I/O <sub>15</sub> (DP <sub>1</sub> )	Function
H	X	X	X	X	X	X	High-Z	High-Z	Disabled
X	H	H	X	X	X	X	High-Z	High-Z	Disabled
X	X	X	H	H	X	X	High-Z	High-Z	Output High-Z
X	X	X	L	L	X	X	High-Z	High-Z	Output High-Z
L	L	H	L	H	H	H	Output	High-Z	Read Way A
L	L	H	H	L	H	H	Output	High-Z	Read Way B
L	H	L	L	H	H	H	High-Z	Output	Read Way A
L	H	L	H	L	H	H	High-Z	Output	Read Way B
L	L	L	L	H	H	H	Output	Output	Read Way A
L	L	L	H	L	H	H	Output	Output	Read Way B
L	L	H	X	X	L	H	Input	High-Z	Write Way A
L	L	H	X	X	H	L	Input	High-Z	Write Way B
L	H	L	X	X	L	H	High-Z	Input	Write Way A
L	H	L	X	X	H	L	High-Z	Input	Write Way B
L	L	L	X	X	L	H	Input	Input	Write Way A
L	L	L	X	X	H	L	Input	Input	Write Way B
L	L	H	X	X	L	L	Input	High-Z	Write Way A & B
L	H	L	X	X	L	L	High-Z	Input	Write Way A & B
L	L	L	X	X	L	L	Input	Input	Write Way A & B

Direct Mode (Mode = Low) 8K x 16(18)

CE	CS <sub>0</sub>	CS <sub>1</sub>	COEA	COEB	CWEA	CWEB	I/O <sub>0</sub> -I/O <sub>7</sub> (DP <sub>0</sub> )	I/O <sub>8</sub> -I/O <sub>15</sub> (DP <sub>1</sub> )	Function
H	X	X	X	X	X	X	High-Z	High-Z	Disabled
X	H	H	X	X	X	X	High-Z	High-Z	Disabled
X	X	X	H	H	X	X	High-Z	High-Z	Output High-Z
L	L	H	L	L	H	H	Output	High-Z	Read
L	H	L	L	L	H	H	High-Z	Output	Read
L	L	L	L	L	H	H	Output	Output	Read
L	L	H	X	X	L	L	Input	High-Z	Write
L	H	L	X	X	L	L	High-Z	Input	Write
L	L	L	X	X	L	L	Input	Input	Write



### ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Voltage on any pin relative to VSS	V <sub>in</sub>	-0.5* <sup>1</sup> to +7.0	V
Power Dissipation	P <sub>T</sub>	1.4	W
Operating Temperature Range	T <sub>opr</sub>	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +125	°C
Storage Temperature Range Under Bias	T <sub>bias</sub>	-10 to +85	°C

Note: 1. V<sub>in</sub> min = -2.5 V for pulse width ≤ 10 ns.

### ■ RECOMMENDED DC OPERATION CONDITIONS (T<sub>a</sub> = 0 to +70°C, exceeding minimum air flow requirement)

Parameter	Symbol	Min.	Typ	Max.	Unit
Supply Voltage	V <sub>CC</sub>	4.5* <sup>1</sup>	5.0	5.5* <sup>1</sup>	V
	V <sub>SS</sub>	0	0	0	V
Input High (Logic 1) Voltage	V <sub>IH</sub>	2.2	—	6.0	V
Input Low (Logic 0) Voltage	V <sub>IL</sub>	-0.5* <sup>2</sup>	—	0.8	V

Notes: 1. V<sub>CC</sub> min = 4.75V and V<sub>CC</sub> max. = 5.25V for HM62A168/188-25/25R/30.  
2. V<sub>IL</sub> min = -2.0V for pulse width ≤ 10ns.

### ■ DC CHARACTERISTICS (T<sub>a</sub> = 0 to 70°C, V<sub>CC</sub> = 5V ± 10%\*<sup>1</sup>, V<sub>SS</sub> = 0V, exceeding minimum air flow requirement)

Parameter	Symbol	Min.	Typ	Max.	Unit	Test Conditions
Input Leakage Current	I <sub>LI</sub>	—	—	2.0	μA	V <sub>CC</sub> = Max., V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Output Leakage Current	I <sub>LO</sub>	—	—	10.0	μA	Output Disable V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Active Operating Power Supply Current	I <sub>CC</sub>	—	—	220	mA	V <sub>in</sub> - V <sub>SS</sub> /V <sub>CC</sub> , I <sub>I/O</sub> = 0 mA, 2X Min. Cycle, $\overline{CE}$ , $\overline{CS}$ = V <sub>IL</sub> Max., CALEN = V <sub>IH</sub> Min.
Output Low Voltage	V <sub>OL</sub>	—	—	0.4	V	I <sub>OL</sub> = 4 mA
Output High Voltage	V <sub>OH</sub>	2.4	—	—	V	I <sub>OH</sub> = -1.0 mA

Notes: 1. V<sub>CC</sub> = 5V ± 5% for HM62A168/188-25/25R/30, HM62A168B/188B-25.  
2. Typical limits are at V<sub>CC</sub> = 5.0, T<sub>a</sub> = +25°C and specified loading.

### ■ CAPACITANCE (T<sub>a</sub> = 25°C, f = 1 MHz)\*<sup>1</sup>

Parameter	Symbol	Min	Max	Unit	Test Conditions
Input Capacitance	C <sub>in</sub>	—	6	pF	V <sub>in</sub> = 0V
Input/Output Capacitance	C <sub>I/O</sub>	—	12	pF	V <sub>I/O</sub> = 0V


Note: 1. This parameter is sampled and not 100% tested.



■ AC CHARACTERISTICS (T<sub>a</sub> = 0 to 70°C, V<sub>CC</sub> 5V ± 10%, unless otherwise noted.)


Test Conditions

- Input pulse levels: V<sub>SS</sub> to 3.0V
- Input rise and fall times: 3ns
- Input and Output timing reference levels: 1.5V
- Output load: See figures
- Exceeding minimum air flow equipment: See air flow requirements



Output Load (A)

\*Including scope & jig.



Output Load (B)

(for t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>WHZ</sub> & t<sub>OW</sub>)


Note: 1. V<sub>CC</sub> = 5V ± 5% for HM62A168/188-25/25R/30, HM62A168B/188B-25.

■ READ CYCLE

Parameter	Symbol	HM62A168/B-25 HM62A188/B-25		HM62A168-25R HM62A188-25R		HM62A168-30 HM62A188-30		HM62A168/B-35 HM62A188/B-35		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Read Cycle Time	t <sub>RC</sub>	25	—	25	—	30	—	35	—	ns	
Address Access Time	t <sub>AA</sub>	—	25	—	25	—	30	—	35	ns	
A <sub>12</sub> Address Access Time	t <sub>A12</sub>	—	17	—	17	—	20	—	25	ns	
Chip Select Access Time	t <sub>CS</sub>	—	20	—	20	—	20	—	25	ns	
Chip Enable Access Time	t <sub>CE</sub>	—	20	—	22	—	22	—	25	ns	
CALEN High to Output Valid	t <sub>LA</sub>	—	25	—	25	—	30	—	35	ns	1
Output Enable to Output Valid	t <sub>OE</sub>	—	10	—	10	—	12	—	13	ns	
Output Hold from Address Change	t <sub>OH</sub>	3	—	3	—	3	—	3	—	ns	2
Chip Select to Output Low-Z	t <sub>LZ</sub>	3	—	3	—	3	—	3	—	ns	3
Chip Enable Low to Output Low-Z	t <sub>LZE</sub>	5	—	5	—	5	—	5	—	ns	3
Output Enable to Output Low-Z	t <sub>OLZ</sub>	2	—	2	—	2	—	2	—	ns	3
Chip Deselect to Output High-Z	t <sub>HZ</sub>	—	15	—	15	—	15	—	25	ns	3
Chip Enable High to Output High-Z	t <sub>HZE</sub>	—	15	—	15	—	15	—	25	ns	3
Output Disable to Output High-Z	t <sub>OHZ</sub>	—	10	—	10	—	10	—	14	ns	3
Address Latch Enable Pulse Width	t <sub>CALEN</sub>	8	—	8	—	8	—	10	—	ns	
Address Setup to Latch Low	t <sub>ASL</sub>	4	—	4	—	4	—	6	—	ns	
Address Hold to Latch Low	t <sub>AHL</sub>	5	—	5	—	5	—	5	—	ns	



■ READ TIMING WAVEFORM (1) ( $\overline{CWE} = \text{High}$ )



- Notes:
1.  $t_{LA}$  is applied to the case that address is valid before CALEN goes high.
  2.  $t_{OH}$  is determined by the earliest of CALEN going high, valid addresses A0-A11 transition with CALEN high, or A12 transition.
  3. Transition is measured  $\pm 200$  mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.




■ WRITE CYCLE

Parameter	Symbol	HM62A168/B-25 HM62A188/B-25		HM62A168-25R HM62A188-25R		HM62A168-30 HM62A188-30		HM62A168/B-35 HM62A188/B-35		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Cycle Time	tWC	25	—	25	—	30	—	35	—	ns	
Address Valid to End of Write	tAW	18	—	18	—	18	—	25	—	ns	1
A12 Valid to End of Write	tA12W	18	—	18	—	18	—	25	—	ns	
Chip Select to End of Write	tCW	18	—	18	—	18	—	25	—	ns	
Data Valid to End of Write	tDW	10	—	10	—	10	—	10	—	ns	
Data Hold from End of Write	tDH	0	—	0	—	0	—	0	—	ns	
Write Enable Active to High-Z	tWHZ	—	15	—	15	—	15	—	15	ns	5
Write Enable Inactive to Low-Z	tWLZ	3	—	3	—	3	—	3	—	ns	5
Write Pulse Width	tWP	15	—	15	—	18	—	25	—	ns	
CE Pulse Width During Chip Enable Controlled Write	tCP	15	—	15	—	18	—	25	—	ns	
Address Setup Time	tAS	0	—	0	—	0	—	0	—	ns	2
Write Recovery Time	tWR	0	—	0	—	0	—	0	—	ns	3
Address Latch Enable Pulse Width	tCALEN	8	—	8	—	8	—	10	—	ns	
Address Setup to Latch Low	tASL	4	—	4	—	4	—	6	—	ns	
Address Hold to Latch Low	tAHL	5	—	5	—	5	—	5	—	ns	
Chip Enable Low to Output Low-Z	tOLZ	2	—	2	—	2	—	2	—	ns	
Output Disable to Output High-Z	tOHZ	—	10	—	10	—	10	—	10	ns	




■ WRITE TIMING WAVEFORM (1) ( $\overline{WE}$  Controlled)




3



■ WRITE TIMING WAVEFORM (2) ( $\overline{COE}$  = High,  $\overline{CE}$  Controlled)



■ WRITE TIMING WAVEFORM (3) ( $\overline{\text{COE}} = \text{High}$ ,  $\overline{\text{CS}}$  Controlled)




- Notes:
1.  $t_{AW}$  is measured from the later of CALEN going high, or addresses A0-A11 transition with CALEN high to the end of write cycle
  2.  $t_{AS}$  is measured from the latest of CALEN going high, addresses A0-A11 transition with CALEN high, or address A12 transition to the beginning of write cycle.
  3.  $t_{WR}$  is measured from the earliest of  $\overline{\text{CS}}_0$ ,  $\overline{\text{CS}}_1$ ,  $\overline{\text{CE}}$ , or  $\overline{\text{WE}}$  going high to the earlier of CALEN going high, or address A12 transition.
  4. A write occurs during the overlap of a low  $\overline{\text{CS}}_0$  or  $\overline{\text{CS}}_1$ , a low  $\overline{\text{CE}}$ , and a low  $\overline{\text{WE}}$ .
  5. Transition is measured  $\pm 200$  mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
  6.  $D_{out}$  is not the same phase of write data of this write cycle. Normal read cycle shall be used for write verify. This does not apply to the HM62A168B and HM62A188B.





■ AIR FLOW REQUIREMENTS



## 32k x 9 Data Cache RAM

### DESCRIPTION


The Hitachi HM62A932 is a high speed 288-kbit synchronous static cache RAM optimized for use in secondary caches for 32-bit microprocessor system. This RAM has a 32-kword x 9-bit organization for building a 32k x 32-bit cache data array, with byte parity by using four of these chips. The HM62A932 is available in a 44-pin PLCC for high density mounting.

### FEATURES


- 32-kword x 9-bit organization
- Synchronous read and write
- Internal burst read/write address counter
- Self-timed write
- Matches timing of 50 MHz 32-bit micro processor
- Additional address strobe input for implementing extended burst

### ORDERING INFORMATION

Type No.	Access Time	CPU Clock Rate	Package
HM62A932CP-14	14 ns	50 MHz	44-pin PLCC
HM62A932CP-19	19 ns	40 MHz	
HM62A932CP-24	24 ns	33 MHz	
HM62A932CP-34	34 ns	25 MHz	



### PIN ARRANGEMENT




### PIN DESCRIPTION

Pin Name	Function
CLK	Clock Input
$\overline{\text{ADSP}}$	Address Status Input from MPU
$\overline{\text{ADSC}}$	Address Status Input from the Cache Controller
$\text{CS}_0, \overline{\text{CS}}_1$	Complementary Chip Select Input
A0-A14	Base Address Input
$\overline{\text{ADV}}$	Synchronous Address Advance Input
$\overline{\text{WE}}$	Synchronous Write Enable Input
$\overline{\text{OE}}$	Asynchronous Data Output Enable Input
I/O <sub>0</sub> -I/O <sub>7</sub> , I/O <sub>8</sub>	Input/Output Data Pin
NC	No Connection



■ BLOCK DIAGRAM



■ FUNCTION TABLE

**Table 1. Synchronous Operation**

CS <sub>0</sub>	CS <sub>1</sub>	ADSP	ADSC	ADV	WE	CLK	I/O Pin	Function
X	H	X	X	X	X		High-Z	Disable
L	X	X	X	X	X		High-Z	Disable
H	L	L	X	X	X		Output	Latch Base Address Read Address
H	L	H	L	X	L		Input	Latch Base Address Sample Write Data Start a Self-Timed Write
H	L	H	L	X	H		Output	Latch Base Address Read Access
H	L	H	H	L	L		Input	Sample Write Data Advance Burst Count Start a Self-Timed Write
H	L	H	H	L	H		Output	Advance Burst Count Read Access
H	L	H	H	H	L		Input	Start a Self-Timed Write
H	L	H	H	H	H		Output	Read Access

X = Don't care, H = High, L = Low, High-Z = High Impedance

**Table 2. Asynchronous Output Control (See Notes 2 and 3 Below)**

OE	I/O Pin
L	Output
H	High-Z

- Notes:
- Two separate address strobe inputs are provided and both will load a new base address.  $\overline{\text{ADSP}}$ , from the MPU will override all other functions and cause a read access to the base address.  $\overline{\text{ADSC}}$ , from the controller, is affected by  $\overline{\text{WE}}$  if  $\overline{\text{ADSP}}$  is inactive, and  $\overline{\text{ADSC}}$  will start either a read or write cycle to the base address.
  - The CS<sub>0</sub> and CS<sub>1</sub> inputs are sampled with the addresses when  $\overline{\text{ADSP}}$  or  $\overline{\text{ADSC}}$  is sampled active. Only if CS<sub>0</sub> and CS<sub>1</sub> are sampled active will  $\overline{\text{WE}}$  or  $\overline{\text{OE}}$  affect the chip.
  - Any time  $\overline{\text{WE}}$  is active when  $\overline{\text{ADSP}}$  is inactive, a self-timed write will start.
  - During data read cycles, data is always presented asynchronously with clock after  $\overline{\text{OE}}$  becomes low.
  - If the asynchronous  $\overline{\text{OE}}$  signal is activated during a self-timed write cycle, I/O pins will be in High-Z state.
  - $\overline{\text{OE}}$  must not be driven by any controller when setting up for a write cycle, since the data collision would corrupt the write data.



## Pin Description

CLK	Clock input signal. It samples all of the input signals except $\overline{OE}$ .
$\overline{ADSP}$	Address status input signal from MPU. When activated, a new "base" address is latched and an internal read access is performed. All other synchronous inputs are ignored when it is sampled active.
$\overline{ADSC}$	Address status input signal from the cache controller. When activated, a new "base" address is latched. Used during extended burst, and write-back cases when the cache controller must tell the device what addresses to access.
CS <sub>0</sub> , $\overline{CS}_1$	Complementary chip select input signals. These are sampled along with the addresses when $\overline{ADSP}$ or $\overline{ADSC}$ is sampled. For any read/write or data bus activity to occur, CS <sub>0</sub> must be sampled high and $\overline{CS}_1$ must be sampled low.
A <sub>0</sub> , A <sub>14</sub>	Base address input signals. They are sampled when $\overline{ADSP}$ or $\overline{ADSC}$ is active. A <sub>0</sub> –A <sub>14</sub> may change after $\overline{ADSP}$ or $\overline{ADSC}$ samples them. A <sub>1</sub> and A <sub>0</sub> are latched and modified by the internal burst counter which XORs the bits in a certain burst order.
$\overline{ADV}$	Address advance input signal. When $\overline{ADV}$ is sampled active, and $\overline{ADSP}$ and $\overline{ADSC}$ are both sampled inactive, $\overline{ADV}$ will increment the burst counter prior to a read or write access. If $\overline{ADV}$ and $\overline{WE}$ are sampled active, the address will be incremented before a self-timed write starts. If $\overline{ADV}$ is sampled active with $\overline{WE}$ inactive, the address will be incremented before a read access starts.
$\overline{WE}$	Write enable input signal. When $\overline{WE}$ is sampled active and $\overline{ADSP}$ is sampled inactive, a self-timed write will start. When $\overline{WE}$ is sampled inactive, a self-timed write will start. When $\overline{WE}$ is sampled inactive, a read access will start. Active $\overline{WE}$ with $\overline{ADSC}$ active will cause a write to occur.
$\overline{OE}$	Asynchronous data output enable signal input. When active, the I/O pins will be driven with the read data available inside chip. $\overline{OE}$ activated while an internal self-timed write is in progress will cause the I/O pins to be High-Z. $\overline{OE}$ must be inactive while an internal self-timed write is in progress will cause the I/O pins to be High-Z. $\overline{OE}$ must be inactive with enough margin before a self-timed write is started to guarantee that no data bus contention occurs.
I/O <sub>0</sub> , I/O <sub>8</sub>	Input/Output data pins.

## FUNCTIONAL DESCRIPTION

This cache RAM contains both data and address edge triggered latches to perform high speed synchronous accesses. These latches, combined with internal self-timed write logic, allow the write decision to be postponed until it is known that a write must be done.

An internal burst address counter is provided to support burst read and burst write cycles. The counter sequences through the four internal bytes on the rising edge of the clock when input is sampled active. If the device reaches end of the normal burst sequence, the counter will wrap-around to the initial base address.

The rules for handling the low order address bits during a burst sequence is shown here (the low order address bits):

Initial access:	Use base address provided with $\overline{ADSC}$ or $\overline{ADSP}$
Next burst access:	Invert only base address A <sub>0</sub>
Next burst access:	Invert only base address A <sub>1</sub>
Next burst access:	Invert only base address A <sub>1</sub> –A <sub>0</sub>
Next burst access:	Wrap-around, use initial base address



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>T</sub>	-0.5* <sup>1</sup> to +7.0	V
Power Dissipation	P <sub>T</sub>	1.2	W
Operating Temperature Range	T <sub>opr</sub>	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +125	°C
Storage Temperature Range Under Bias	T <sub>bias</sub>	-10 to +85	°C

Note: 1. V<sub>T</sub> min = -2.5 V for pulse width ≤ 10 ns.

■ RECOMMENDED DC OPERATING CONDITIONS (T<sub>a</sub> = 0 to 70°C)

Parameter	Symbol	Min.	Typ	Max.	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	V
Input High (Logic 1) Voltage	V <sub>IH</sub>	2.2	—	6.0	V
Input Low (Logic 0) Voltage	V <sub>IL</sub>	-0.5* <sup>1</sup>	—	0.8	V

Note: 1. V<sub>IL</sub> min = -2.0V for pulse width ≤ 10 ns.

■ DC CHARACTERISTICS (T<sub>a</sub> = 0 to 70°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V)

Parameter	Symbol	Min.	Typ* <sup>1</sup>	Max.	Unit	Test Conditions
Input Leakage Current	I <sub>LI</sub>	—	—	2	μA	V <sub>CC</sub> = Max., V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Output Leakage Current	I <sub>LO</sub>	—	—	10	μA	Output Disable V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Active Operating Power Supply Current	I <sub>CC</sub>	—	—	TBD	mA	TBD
Output Low Voltage	V <sub>OL</sub>	—	—	0.4	V	I <sub>OL</sub> = 3.2 mA
Output High Voltage	V <sub>OH</sub>	2.4	—	—	V	I <sub>OH</sub> = -2.0 mA

Note: 1. Typical limits are at V<sub>CC</sub> = 5.0V, T<sub>a</sub> = +25°C and specified loading

■ CAPACITANCE (T<sub>a</sub> = 25°C, f = 1 MHz)\*<sup>1</sup>

Parameter	Symbol	Min	Max	Unit	Test Conditions
Input Capacitance	C <sub>in</sub>	—	5	pF	V <sub>in</sub> = 0V
Input/Output Capacitance	C <sub>I/O</sub>	—	10	pF	V <sub>I/O</sub> = 0V



Note: 1. This parameter is sampled and not 100% tested.



■ AC CHARACTERISTICS (VCC = 5V ± 10%, Ta = 0 to 70°C)

Test Conditions

- Input and Output timing reference levels: 1.5V
- Input pulse levels: VSS to 3V
- Input rise and fall times: 3ns
- Output load: See figures



\* Including scope & jig.


Parameter	Symbol	HM62A932-14		HM62A932-19		HM62A932-24		HM62A932-34		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	tCYC	20	—	25	—	30	—	40	—	ns
Clock Pulse High	tCH	8	—	9.5	—	11	—	14	—	ns
Clock Pulse Low	tCL	8	—	9.5	—	11	—	14	—	ns
Address Setup Time	tAS	3	—	3	—	5	—	5	—	ns
ADS Setup Time	tADSS	3	—	3	—	5	—	5	—	ns
Output Select Setup Time	tCSS	3	—	3	—	5	—	5	—	ns
Address Hold Time	tAH	2	—	2	—	3	—	3	—	ns
ADS Hold Time	tADSH	2	—	2	—	3	—	3	—	ns
Chip Select Hold Time	tCSH	2	—	2	—	3	—	3	—	ns
Input Data Setup Time	tDS	3	—	3	—	5	—	5	—	ns
ADV Setup Time	tADVS	3	—	3	—	5	—	5	—	ns
Write Enable Setup Time	tWES	3	—	3	—	5	—	5	—	ns
Input Data Hold Time	tDH	2	—	2	—	3	—	3	—	ns
ADV Hold Time	tADVH	2	—	2	—	3	—	3	—	ns
Write Enable Hold Time	tWEH	2	—	2	—	3	—	3	—	ns
Clock to Output Valid	tCD	—	14	—	19	—	24	—	34	ns
Output Enable Low to Output Valid	tOE	—	7	—	8	—	9	—	10	ns
Output Enable Low to Output Low-Z	tOLZ <sup>*1,*2</sup>	0	—	0	—	0	—	0	—	ns
Read Data Hold After New Clock	tDC	3	—	3	—	3	—	3	—	ns
Output Enable High to Output High-Z	tOHZ <sup>*1,*2</sup>	—	7	—	8	—	9	—	10	ns
System Clock Skew	tSKEW	—	1	—	1	—	1	—	1	ns
Frequency		50		40		33		25		MHz

- Notes: 1. Transition is measured ± 200 mV from steady state voltage with Load (B).  
 2. This parameter is sampled and not 100% tested.



■ TIMING WAVEFORMS

(1) Read Cycle Followed by Burst with Wait State Added to Data C




A—Data from Base ADDR  
 B—Data from Base ADDR except A<sub>0</sub> is now  $\bar{A}_0$   
 C—Data from Base ADDR except A<sub>1</sub> is now  $\bar{A}_1$   
 D—Data from Base ADDR except A<sub>0</sub> and  $\bar{A}_1$  are now  $\bar{A}_0$  and  $\bar{A}_1$

Note: 1. If  $\overline{ADSP}$  or  $\overline{ADSC}$  goes low during a burst cycle, a new address will be loaded, and another burst cycle will be started.






(2) Write Cycle Followed by Burst Write with Wait State Added to Data C



- A—Data to be written to Base ADDR
- B—Data to be written to Base ADDR except  $A_0$  is now  $\overline{A_0}$
- C—Data to be written to Base ADDR except  $A_1$  is now  $\overline{A_1}$
- D—Data to be written to Base ADDR except  $A_0$  and  $A_1$  are now  $\overline{A_0}$  and  $\overline{A_1}$
- E—Data to be written to new Base ADDR loaded by  $\overline{ADSC}$




**(3) Burst Mixed Read/Write Cycles**



- RA—Data from Base ADDR
- WA—Data to be written to Base ADDR
- WB—Data to be written to Base ADDR except A<sub>0</sub> is now  $\bar{A}_0$
- WC—Data to be written to Base ADDR except A<sub>1</sub> is now  $\bar{A}_1$
- WD—Data to be written to Base ADDR except A<sub>0</sub> and A<sub>1</sub> are now  $\bar{A}_0$  and  $\bar{A}_1$
- WE—Data to be written to new Base ADDR
- WF—Data to be written to new Base ADDR except A<sub>0</sub> is now  $\bar{A}_0$




**(4) Sequential ADSP/ADSC Cycles**



- 1A—Data from Base ADDR1
- 2A—Data from Base ADDR2
- 2B—Data from Base ADDR2 except A<sub>0</sub> is now  $\bar{A}_0$
- 2C—Data from Base ADDR2 except A<sub>1</sub> is now  $\bar{A}_1$
- 2D—Data from Base ADDR2 except A<sub>0</sub> and A<sub>1</sub> are now  $\bar{A}_0$  and  $\bar{A}_1$

**(5) System Clock Skew Requirements**



For this synchronous memory to meet its system timing requirements, the system clock skew must not exceed the specified range. Larger clock skews will require smaller clock-to-access times (t<sub>CD</sub>).



## Dual 8,192-Word x 20-Bit Static Cache Memory

### DESCRIPTION


The HM62A2016 is a high speed 327,680-bit cache memory organized as two banks of 8,192 words by 20-bits. The device includes dual address latches, dual chip select latches, data multiplexer with multiple chip enables and output enables. It can be used in a cache memory system adopting Harvard architecture which requires separate instruction and data storages.

### FEATURES


- High speed: up to 33 MHz operation  
Address access time: 17/20/25/30 ns  
Output enable access time: 7/7/8/8 ns
- Dual 8k x 20 memory arrays with data multiplexer
- Dual latches for address and chip select inputs
- Expandable both in width and depth  
Two separate chip selects
- 52-pin PLCC

### ORDERING INFORMATION

Type No.	Access Time	Package
HM62A2016CP-17	17 ns	52-pin PLCC (CP-52)
HM62A2016CP-20	20 ns	
HM62A2016CP-25	25 ns	
HM62A2016CP-30	30 ns	




### PIN ARRANGEMENT



### PIN DESCRIPTION

Pin Name	Function
A0-A12	Address Inputs
ALEA, ALEB	Latch Enables
OEA, OEB	Output Enables
WEA, WEB	Write Enable
I/O0-I/O19	Data Inputs Outputs
CS, CS-bar	Chip Selects

■ BLOCK DIAGRAM



## Signal Description

Signal Name	Pin Number	Signal Description
A0-A12	3-9 46-51	Shared address inputs to both Memory Array A and Memory Array B. Current A0-A12 values are latched into Latch A or Latch B by the falling edge of ALEA or ALEB.
ALEA, ALEB	2, 52	Latch enable inputs. When ALEA or ALEB is high, Latch A or Latch B is transparent to address and chip select input values. The falling edge of ALEA and ALEB latches current inputs at A0-A12 and current states of CS and $\overline{CS}$ . These latched values remain applied to the respective memory arrays until ALEA or ALEB transition to a high state.
$\overline{CS}$ , CS	30, 31	Active low and active high chip select inputs. The current states of CS and $\overline{CS}$ are latched by the falling edge of ALEA and ALEB. When $\overline{CS}$ is low and CS is high read and write access to both arrays is possible. $\overline{CS}$ should be grounded and CS should be tied to VCC in applications where no device depth expansion takes place. See the Depth Expansion Section for a detailed description of the chip select function.
$\overline{WEA}$ , $\overline{WEB}$	24, 29	Active low write enable inputs. $\overline{WEA}$ controls writing into Array A and $\overline{WEB}$ controls writing into Array B. Both $\overline{WEA}$ and $\overline{WEB}$ must not be both low simultaneously.
$\overline{OEA}$ , $\overline{OEB}$	25, 28	Active low output enable inputs. $\overline{OEA}$ and $\overline{OEB}$ are used to control driving of stored data from Array A or Array B onto the I/O lines during read operations. $\overline{OEA}$ and $\overline{OEB}$ must not be both low simultaneously.
I/O0, I/O19	11-13, 15-18 20-22, 32-34, 36-39, 42-44	Data inputs and outputs. These are three-state lines that provide data access to both memory arrays.

■ FUNCTION TABLE

CS	$\overline{\text{CS}}$	ALEA	ALEB	$\overline{\text{WEA}}$	$\overline{\text{WEB}}$	$\overline{\text{OEA}}$	$\overline{\text{OEB}}$	Operation	I/O Status
L	X	*1	*1	X	X	X	X	Not Selected	Outputs High-Z
X	H	*1	*1	X	X	X	X	Not Selected	Outputs High-Z
H	L	X	X	H	H	H	H	Data I/O's Disabled	Outputs High-Z
H	L	H	X	H	H	L	H	Read from Array A (Current Addresses)	Data Out
H	L	L	X	H	H	L	H	Read from Array A (Latched Addresses)	Data Out
H	L	X	H	H	H	H	L	Read from Array B (Current Addresses)	Data Out
H	L	X	L	H	H	H	L	Read from Array B (Latched Addresses)	Data Out
H	L	X	X	X	X	L*2	L*2	Not Allowed in Same Phase	—
H	L	H	X	L	H	H	H	Write to Array A (Current Addresses)	Data In
H	L	L	X	L	H	H	H	Write to Array A (Latched Addresses)	Data In
H	L	X	X	L*3	H	L*3	H	Not Allowed in Same Phase	—
H	L	X	X	L*4	H	H	L*4	Not Allowed in Same Phase	—
H	L	X	H	H	L	H	H	Write to Array B (Current Addresses)	Data In
H	L	X	L	H	L	H	H	Write to Array B (Latched Addresses)	Data In
H	L	X	X	H	L*4	L*4	H	Not Allowed in Same Phase	—
H	L	X	X	H	L*3	H	L*3	Not Allowed in Same Phase	—
H	L	X	X	L*5	L*5	X	X	Not Allowed in Same Phase	—

X = Don't care, H = High, L = Low, High-Z = High Impedance

- Notes:
1. CS and  $\overline{\text{CS}}$  values shown in the table must have propagated through transparent latches and meet specified chip select setup times before a deselection operation can occur.
  2. If data are read simultaneously from both arrays, an undefined data outputs. Specified AC and DC parameters are not guaranteed in this state.
  3. Simultaneous reading and writing of a single array or of both arrays is not permitted.
  4. Simultaneous reading from one array while writing to the other array is not possible.
  5. Simultaneous writing to both arrays is not permitted during normal R3000 based cache operation.



## ■ FUNCTIONAL DESCRIPTION

The HM62A2016 is a highly-integrated memory device with several performance-enhancing features which allow direct interfacing to a MIPS R3000 or R3000A RISC processor. Two independent address latches, with fast setup times, are provided on-chip to allow faster addressing of two 8k x 20 memory arrays, Array A and Array B. Address inputs and data I/O lines are shared between the two arrays.

Two sets of OE and WE inputs, coupled with an on-board multiplexer control read and write access to each of the arrays. Integrating a 2:1 output data multiplexer on-chip reduces the problem of data bus contention that may occur when using discrete SRAMs and multiplexers, and allows easier synchronization of output enable signals.

OEA and OEB inputs directly control the driving of stored data at the outputs of the HM62A2016 during read operations. Fast (7 ns) output enable and disable times are matched and permit data to be quickly taken off the data bus as well as driven on. This high level of device feature integration demonstrated by the HM62A2016 allows construction of a dual 32-kbyte cache memory subsystem by combining only three devices together to reach the full 60-bit tag plus data width requirements of the MIPS R3000(a) processor.

The HM62A2016 is designed to permit storage and retrieval of tag address and cache data information to and from the two memory arrays in a direct-mapped, split data/instruction cache format. It is functionally compatible to and meets all MIPS R3000(A) cache memory timing requirements. The HM62A2016 fully supports "pipelined" reads and writes, as described below.

Valid addresses that appear at A0—A12 inputs are recognized by on-chip Latches A or B when they are transparent (i.e. when ALEA or ALEB inputs are high). Current address input values are latched by the falling edge of ALEA and ALEB.

For an R3000(A) to HM62A2016 cache interface, addresses are latched during the first phase of a 2-phase read operation cycle, and valid data appears at outputs (I/O<sub>0</sub>—I/O<sub>19</sub>) during the second phase. These addresses will remain latched and applied to Array A or Array B as long as ALEA or ALEB remains low. Similarly, for a write operation, valid addresses are also latched during the first phase, while data is actually written into the addressed location during the second phase.

These sequential reads occur in a pipe-lined manner, where data or instructions are read from one array during the same phase when addresses for a subsequent read from the other array are latched. Similarly, alternating consecutive writes to the two memory arrays are possible as long as the minimum 2-phase write operation cycle is met with correct timings.

A write operation to a memory array can occur in the phase that immediately precedes or follows a read operation from the other array.

It is not possible to write to or read from both arrays at the same time. Nor is it possible to do more than one read or write per phase. It is not possible to read from or write

to the same array in consecutive phases because of the minimum 2-phase read/write operation cycle requirements. See the Function Table for a detailed listing of prohibited operations, as well as legitimate read and write modes.

Array A and B are interchangeable and can arbitrarily be designated as for data or instruction storage.

### Depth Expansion

#### Overview

Each HM62A2016 has a latched active high chip select input (CS) as well as an active low input ( $\overline{\text{CS}}$ ). Depth expansion is achieved by connecting address line (A<sub>13</sub>) into CS and  $\overline{\text{CS}}$  inputs of two HM62A2016's and grounding or tying to VCC the other remaining chip select of each device, as shown in figure 1. Corresponding (A or B) control inputs ( $\overline{\text{OE}}$ , WE, and ALE) of depth-expanded HM62A2016's should be tied together.

The latched chip select function of the HM62A2016 is designed to permit one array to be latched "on" (active for read or write access) while the other corresponding array of a different device is turned "off".

#### Detailed Description

The current states of CS and  $\overline{\text{CS}}$  are latched on-chip by the falling edge of ALEA or ALEB. An "array select" state (both CS = 1 and  $\overline{\text{CS}}$  = 0), that passes through a single transparent Latch (A or B) and meets tCSL timing, will permit that particular array (A or B) to be active for read and write access. An array in a selected state will remain active as long as its ALE input remains low. If an array select state is recognized by both transparent latches (A and B), then both arrays for that HM62A2016 device will be active.

A "deselect" state (either  $\overline{\text{CS}}$  = 0 or CS = 1) that propagates through a single transparent latch (A or B) and meets the minimum specified chip select setup time will disable both read and write access to that respective array (Array A or Array B). If a deselecting input state passes through both transparent latches A and B, then read and write access to both arrays is disabled.

#### Example

An example of consecutive reads from two depth-expanded HM62A2016's is shown in Read Cycle No. 2. In the first phase, an instruction is read from the I-cache of the "low RAM". At the beginning of this phase, A<sub>13</sub> transitions from low to high and causes the selection of the D-cache array of the "high RAM" for a read operation in the following phase. This high A<sub>13</sub> state also deselects the D-cache array of the "low RAM" for the following phase.

Consecutive operations are possible because the latching of A<sub>13</sub> to select or deselect an array can occur in the same phase as a read or write operation from another array of a different HM62A2016.

As a further example, the timings for a depth-expanded store-load sequence are shown in Write Cycle No. 2.






Figure 1. 16k x 20 x 2 Cache SRAM from two 8K x 20 x 2 Cache SRAMs



### ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage relative to VSS	VCC	-0.5*1 to +7.0	V
Voltage on any pin relative to VSS	Vin	-0.5*1 to VCC+0.3	V
Power Dissipation	PT	2.0	W
Operating Temperature Range	Topr	0 to +70	°C
Storage Temperature Range	Tstg	-55 to +125	°C
Storage Temperature Range Under Bias	Tbias	-10 to +85	°C

Note: 1. Vin min = -2.5 V for pulse width 10 ns.

### ■ RECOMMENDED DC OPERATING CONDITIONS (Ta = 0 to +70°C, exceeding minimum air flow requirement)

Parameter	Symbol	Min.	Typ	Max.	Unit
Supply Voltage	VCC	4.5	5.0	5.5	V
	VSS	0	0	0	V
Input High (Logic 1) Voltage	VIH	2.2	—	VCC + 0.3	V
Input Low (Logic 0) Voltage	VIL	-0.5*1	—	0.8	V

- Note:
1. VIL min = -2.0V for pulse width 10 ns.
  2. The supply voltage with all VCC pins must be on the same level.
  3. The supply voltage with all VSS pins must be on the same level.

### ■ DC CHARACTERISTICS (Ta = 0 to 70°C, VCC = 5V ± 10%, VSS = 0V, exceeding minimum air flow requirement)

Parameter	Symbol	Min.	Typ	Max.	Unit	Test Conditions
Input Leakage Current	ILI	—	—	2.0	μA	VCC = Max., Vin = VSS to VCC
Output Leakage Current	ILO	—	—	2.0	μA	Output Disable VI/O = VSS to VCC
Active Operating Power Supply Current	ICC	—	—	220	mA	Vin = VSS to VCC, Outputs Open Load, Iout = 0 mA, tcycle = Min. Cycle, CS = VIL Max., CS = VIH Min.
Output Low Voltage	VOL	—	—	0.4	V	IOL = 8 mA
Output High Voltage	VOH	2.4	—	—	V	IOH = -4 mA

Note: 1. Typical limits are at VCC = 5.0V, Ta = +25°C and specified loading

### ■ CAPACITANCE (Ta = 25°C, f = 1 MHz)\*1

Parameter	Symbol	Min	Max	Unit	Test Conditions
Input Capacitance	Cin	—	5	pF	Vin = 0V
Input/Output Capacitance	C1/O	—	10	pF	V1/O = 0V


Note: 1. This parameter is sampled and not 100% tested.

3


■ AC CHARACTERISTICS (VCC = 5V ± 10%, Ta = to 70°C, exceeding minimum air flow requirement)

Test Conditions

- Input and Output timing reference levels: 1.5V
- Input pulse levels: VSS to 3V
- Output load: See figures



Output Load (A)  
\*Including scope & jig.



Output Load (B)  
(for tOLZ & tOHZ)

■ READ CYCLE

Parameter	Frequency Symbol	33 MHz		25 MHz		20 MHz		16.67 MHz		Unit
		HM62A2016-17		HM62A2016-20		HM62A2016-25		HM62A2016-30		
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	tRC	17	—	20	—	25	—	30	—	ns
Address Valid to Output Valid	tAA	—	17	—	20	—	25	—	30	ns
Chip Select Access Time	tACS*1	—	17	—	20	—	25	—	30	ns
Output Enable Low to Output Valid	tOE	—	7	—	7	—	8	—	8	ns
Output Enable Low to Output Low-Z	tOLZ	1	—	2	—	2	—	2	—	ns
Output Enable High to Output High-Z	tOHZ	0	7	0	7	0	8	0	8	ns
Output Hold from Latch Enable	tLOH	3	—	3	—	3	—	3	—	ns
Address Setup to Latch Enable Low	tASL	5	—	5	—	5	—	5	—	ns
Address Hold from Latch Enable Low	tAHL	2	—	2	—	2	—	2	—	ns
Chip Select Setup to Latch Enable Low	tCSL*1	5	—	5	—	5	—	5	—	ns
Chip Select Hold from Latch Enable Low	tCSH*1	2	—	2	—	2	—	2	—	ns
Output Enable Separation Time	tOSP	2	—	2	—	2	—	2	—	ns
Latch High to Address Valid	tLAV	3	—	3	—	3	—	3	—	ns

Note: 1. Indicates depth expansion parameter only. These parameters apply for both CS and  $\overline{CS}$ .




■ WRITE CYCLE

Parameter	Frequency	33 MHz		25 MHz		20 MHz		16.67 MHz		Unit
		Symbol		HM62A2016-17	HM62A2016-20	HM62A2016-25	HM62A2016-30			
	Min	Max	Min	Max	Min	Max	Min	Max		
Write Cycle Time	t <sub>WC</sub>	17	—	20	—	25	—	30	—	ns
Address Valid to End of Write	t <sub>AW</sub>	12	—	15	—	20	—	25	—	ns
Data Valid to End of Write	t <sub>DS</sub>	6	—	8	—	8	—	10	—	ns
Data Hold from End of Write	t <sub>DH</sub>	0	—	0	—	0	—	0	—	ns
Write Pulse Width	t <sub>WP</sub>	10	—	15	—	17	—	22	—	ns
Chip Enable to End of Write	t <sub>CW</sub> *1	12	—	15	—	20	—	25	—	ns
Address Setup Time Before Write Start	t <sub>AS</sub>	0	—	0	—	0	—	0	—	ns
Latch Enable Hold from End of Write	t <sub>WHL</sub>	0	—	0	—	0	—	0	—	ns
Address Setup to Latch Enable Low	t <sub>ASL</sub>	5	—	5	—	5	—	5	—	ns
Address Hold from Latch Enable Low	t <sub>AHL</sub>	2	—	2	—	2	—	2	—	ns
Chip Select Setup to Latch Enable Low	t <sub>CSL</sub> *1	5	—	5	—	5	—	5	—	ns
Chip Select Hold from Latch Enable Low	t <sub>CSH</sub> *1	2	—	2	—	2	—	2	—	ns
Read/Write Separation Time	t <sub>RWS</sub>	2	—	2	—	2	—	2	—	ns
Latch High to Address Valid	t <sub>LAV</sub>	3	—	3	—	3	—	3	—	ns

Note: 1. Indicates depth expansion parameter only. These parameters apply for both CS and  $\overline{CS}$ .

■ TIMING WAVEFORMS


Read Cycle No. 1 ( $\overline{CS}$  = Low, CS,  $\overline{WEA}$ ,  $\overline{WEB}$  = High)



- Notes:
1. All timing parameters are measured with output Load A unless otherwise noted.
  2. Read cycle time (t<sub>RC</sub>) refers to read operations with current addresses applied to a transparent (high) latch. Read timing parameters are referenced from the last valid address to the first transition address.
  3. Transition is measured ±200 mV from steady state voltage with output Load B for t<sub>OLZ</sub> and t<sub>OHZ</sub>. These parameters are sampled and not 100% tested.




**Read Cycle No. 2** ( $\overline{WEA}$ ,  $\overline{WEB}$  = High) (Consecutive Reads from Two Depth-Expanded HM62A2016's)



Note: 1. All other non depth-expansion parameters shown in Read Cycle No. 1 still apply, and are not shown for simplicity.




**Write Cycle No. 1** ( $\overline{CS}$  = Low,  $\overline{WEA}$  = High)



- Notes:
1. All timing parameters are measured with output Load A unless otherwise noted.
  2. Write cycle time refers to write operations with current addresses applied to a transparent (high) latch.
  3. Transition is measured  $\pm 200$  mV from steady state voltage with output Load B for  $t_{OLZ}$  and  $t_{OZH}$ . These parameters are sampled and not 100% tested.




Write Cycle No. 2 ( $\overline{\text{WEA}} = \text{High}$ ) (Store-Load Sequence of Two Depth-Expanded HM62A2016's)



Note: 1. All other non depth-expansion parameters shown in Write Cycle No. 1 still apply, and are not shown for simplicity.



**Air Flow Requirements**





## 131,072-Word x 9(8)-Bit Synchronous Cache SRAM

### ■ FEATURES


- For high speed cache memory applications
- Pipeline access capability with on-chip address, strobe and I/O registers
- Organization: 128 kword x 9(8) bit
- SOJ: 32-pin
- TTL I/O

### ■ MAIN CHARACTERISTICS


Type No.	Spec.	Remarks
Clock Cycle Time	20 ns (min)	
Clock to Data Valid	10 ns (max)	
Power Dissipation	788 mW (max)	50 MHz

### ■ ORDERING INFORMATION

Type No.	Clock Cycle Time	Package
HM62A9128JP-20	20 ns	32-pin SOJ 400 mil.
HM62A8128JP-20	20 ns	(CP-32D)




### ■ PIN ARRANGEMENT



### ■ PIN DESCRIPTION

Pin Name	Function
A0-A12	Address
I/O0-I/O8	Input/Output
WE	Write Enable
OE	Output Enable
CE	Chip Enable
CLK	Clock Input
VCC	Power Supply
VSS	Ground
NC	No Connection (for x 8)

■ BLOCK DIAGRAM



■ FUNCTION TABLE

Truth Table

CE	OE	WE	D <sub>in</sub>	CLK	SRAM Mode	Next Cycle D <sub>out</sub>	Ref. Cycle	Note
H	X	X	X	↗	Not Selected	High-Z	Read Cycle	
L	H	H	X	↗	Not Selected	High-Z		
L	L	H	X	↗	Read	Read Data	Read Cycle	
L	H	L	Data	↗	Write	High-Z	Write Cycle	
L	L	L	Data	↗	Write	High-Z		

Registers

CLK	Mode	Register Output
↗	Load	Register Input
L or H	Hold	Not Changed



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Voltage on any pin relative to VSS	V <sub>T</sub>	-0.5 to +7.0	V
Operating Temperature Range	T <sub>opr</sub>	0 to +70	°C
Storage Temperature Range (with Bias)	T <sub>stg</sub> (bias)	-10 to +85	°C
Storage Temperature	T <sub>stg</sub>	-55 to +125	°C

■ RECOMMENDED DC OPERATING CONDITIONS (T<sub>a</sub> = 0 to +70°C)

Item	Symbol	Min.	Typ	Max.	Unit	Note
Supply Voltage	VCC	4.75	5.0	5.25	V	
	VSS	0	0	0	V	
Input Voltage	V <sub>IH</sub>	2.2	—	6.0	V	
	V <sub>IL</sub>	-0.5	—	0.8	V	1

Note: 1. V<sub>IL</sub> min = -2.0V for pulse width ≤ 10 ns.

■ DC CHARACTERISTICS (T<sub>a</sub> = 0 to +70°C, VCC = 5V ± 5%, VSS = 0V)

Item	Symbol	Min.	Typ	Max.	Unit	Test Conditions
Input Leakage Current	I <sub>LI</sub>	—	—	2	μA	VCC = 5.25V, V <sub>in</sub> = VSS to VCC
Output Leakage Current	I <sub>LO</sub>	—	—	10	μA	Dout High-Z State V <sub>I/O</sub> = VSS to VCC
Average Operating Current	I <sub>CC1</sub>	—	—	150	mA	Min. Cycle, $\overline{CE} = V_{IL}$ Duty: 100%, I <sub>I/O</sub> = 0 mA
Standby Power Supply Current	I <sub>SB</sub>	—	—	50	mA	Power Standby CLK ≤ V <sub>IL</sub> , Min. Cycle
	I <sub>SB1</sub>	—	—	5	mA	Power Standby CLK ≤ 0.2V V <sub>IL</sub> , V <sub>in</sub> ≤ 0.2V or V <sub>in</sub> ≥ VCC - 0.2V
Output Low Voltage	V <sub>OL</sub>	—	—	0.4	V	I <sub>OL</sub> = 8.0 mA
Output High Voltage	V <sub>OH</sub>	2.4	—	—	V	I <sub>OH</sub> = -4 mA

■ CAPACITANCE (T<sub>a</sub> = 25°C, f = 1.0 MHz)

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Input Capacitance	C <sub>in</sub>	—	—	6	pF	V <sub>in</sub> = 0V
Input/Output Capacitance	C <sub>I/O</sub>	—	—	10	pF	V <sub>I/O</sub> = 0V


Note: 1. This parameter is sampled and not 100% tested.



■ AC CHARACTERISTICS ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$ )


Test Conditions

- Input pulse levels:  $V_{SS}$  to  $3.0\text{V}$
- Input rise and fall times:  $2\text{ns}$
- Input and output timing reference levels:  $1.5\text{V}$
- Output Load: See figure



Output Load (A)

\*Including scope & jig Capacitance



Output Load (B)

(for  $t_{HZ}$  &  $t_{LZ}$ )

■ READ AND WRITE CYCLE


Item	Symbol	Min.	Max.	Unit	Note
Clock Cycle Time	$t_{CC}$	20	—	ns	
Clock High Pulse Width	$t_{CH}$	5	—	ns	
Clock Low Pulse Width	$t_{CL}$	5	—	ns	
Input Setup Time (Address, Data, Strobes)	$t_{IS}$	3	—	ns	
Input Hold Time (Address, Data, Strobes)	$t_{IH}$	1	—	ns	
Clock to Output Data Valid	$t_{AC}$	—	10	ns	
Output Data Hold From Clock	$t_{OH}$	2	—	ns	
Clock to Output in Low-Z	$t_{LZ}$	0	—	ns	1, 2
Clock to Output in High-Z	$t_{HZ}$	—	10	ns	1, 2

Notes: 1. Transition is measured  $\pm 200$  mV from steady state voltage with Load (B).

2. This parameter is sampled and not 100% tested.

■ TIMING WAVEFORMS


Read Cycle



- Notes:
1. Read data is valid on next cycle.
  2. High impedance state is obtained on next cycle from  $\overline{CE} = H$ ,  $\overline{OE} = H$ , or  $\overline{WE} = L$ .



Write/Read Cycle




Note: 1. Low impedance state is obtained on next cycle from  $\overline{OE} = L$ ,  $\overline{CE} = L$ , or  $\overline{WE} = H$ .


3



Pipelined Read Cycle (including internal signals)



**Pipelined Write Cycle (including internal signals)**




3





Alternate Read/Write/Read Cycle (including internal signals)



# HB66B1616A Series

16,384-Word × 16-Bit High Speed Static RAM Module

## DESCRIPTION

The HB66B1616A is a high speed 16K × 16 Static RAM module, mounted 4 pieces of 64K bit SRAM (HM6289JP) sealed in SOJ package. An outline of the HB66B1616A is 36-pin dual in-line package. Therefore, the HB66B1616A makes high density mounting possible without surface mount technology. The HB66B1616A provides common data inputs and outputs. Its module board has decoupling capacitors to reduce noise.


## FEATURES

- Single 5V (± 5%) Supply
- High Speed
  - Access Time . . . . . 25/35ns (max.)
- Low Power Dissipation
  - Active Mode . . . . . 1200mW typ.
  - Standby Mode . . . . . 300mW typ. (TTL level)  
0.4mW typ. (CMOS level)
- Equal Access and Cycle Time
- Completely Static RAM
  - No Clock or Timing Strobe Required
- Directly TTL Compatible: All Inputs and Outputs


## ORDERING INFORMATION

Part No.	Access	Package
HB66B1616A-25	25ns	36-pin dual in-line
HB66B1616A-35	35ns	leaded type

## PHYSICAL OUTLINE



## PIN ASSIGNMENT




## PIN DESCRIPTION


Pin Name	Function
A <sub>0</sub> ~ A <sub>13</sub>	Address Input
DQ <sub>0</sub> ~ DQ <sub>15</sub>	Data-in, Data-out
$\overline{\text{CS}}$	Chip Select
$\overline{\text{WE}}$	Write Enable
$\overline{\text{OE}}$	Output Enable
V <sub>CC</sub>	Power Supply (+5V)
GND	Ground



■ BLOCK DIAGRAM



\* M0~M3 : HM6289JP



### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to $V_{SS}$	$V_{in}$	-0.5 <sup>(1)</sup> to +7.0	V
Power Dissipation	$P_T$	4.0	W
Operating Temperature Range	$T_{opr}$	0 to +70	°C
Storage Temperature Range	$T_{stg}$	-55 to +125	°C
Storage Temperature Range Under Bias	$T_{bias}$	-10 to +85	°C

**NOTE:** 1.  $V_{in}$  min. = -2.0V for pulse width  $\leq$  10ns.

### ■ TRUTH TABLE

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Mode	$V_{CC}$ Current	I/O Pin	Ref. Cycle
H	X	X	Not Selected	$I_{SB}, I_{SB1}$	High-Z	—
L	L	H	Read	$I_{CC}$	$D_{out}$	Read Cycle (1-3)
L	H	L	Write	$I_{CC}$	$D_{in}$	Write Cycle (1) (2)
L	L	L	Write	$I_{CC}$	$D_{in}$	Write Cycle (3-6)

**NOTE:** X means don't care.

### ■ ELECTRICAL CHARACTERISTICS

#### • Recommended DC Operating Conditions ( $T_a = 0$ to 70°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	$V_{CC}$	4.75	5.0	5.25	V
	$V_{SS}$	0.0	0.0	0.0	V
Input High (Logic 1) Voltage	$V_{IH}$	2.2	—	6.0	V
Input Low (Logic 0) Voltage	$V_{IL}$	-0.5 <sup>(1)</sup>	—	0.8	V

**NOTE:** 1.  $V_{IL}$  min. = -2.0V for pulse width  $\leq$  10ns.

#### ■ DC ELECTRICAL CHARACTERISTICS ( $T_a = 0$ to 70°C, $V_{CC} = 5V \pm 5\%$ , $V_{SS} = 0V$ )

Parameter	Symbol	Test Condition	Min.	Typ. <sup>(1)</sup>	Max.	Unit
Input Leakage Current	$I_{LI}$	$V_{CC} = \text{Max.}, V_{in} = V_{SS}$ to $V_{CC}$	-10	—	10	$\mu A$
Output Leakage Current	$I_{LO}$	$\overline{CS} = V_{IH}, V_{I/O} = V_{SS}$ to $V_{CC}$	-2	—	2	$\mu A$
Operating Power Supply Current	$I_{CC}$	$\overline{CS} = V_{IL}, I_{I/O} = 0\text{mA}$ Min. Cycle	—	240	480	mA
Standby Power Supply Current	$I_{SB}$	$\overline{CS} = V_{IH}$ Min. Cycle	—	60	120	mA
Standby Power Supply Current (1)	$I_{SB1}$	$\overline{CS} = \geq V_{CC} - 0.2V$ $0V \leq V_{in} \leq 0.2V$ or $V_{in} \geq V_{CC} - 0.2V$	—	0.08	8	mA
Output High Voltage	$V_{OH}$	$I_{OH} = -4\text{mA}$	2.4	—	—	V
Output Low Voltage	$V_{OL}$	$I_{OL} = 8\text{mA}$	—	—	0.4	V

**NOTE:** 1. Typical limits are at  $V_{CC} = 5.0V$ ,  $T_a = +25^\circ C$  and specified loading.

#### ■ CAPACITANCE ( $T_a = 25^\circ C$ , $f = 1\text{MHz}$ )<sup>(1)</sup>

Parameter	Symbol	Test Conditions	Min.	Max.	Unit
Input Capacitance (Address, $\overline{CS}$ , $\overline{OE}$ , $\overline{WE}$ )	$C_{in}$	$V_{in} = 0V$	—	35	pF
Input/Output Capacitance (DQ)	$C_{I/O}$	$V_{I/O} = 0V$	—	15	pF


**NOTE:** 1. This parameter is sampled and not 100% tested.



■ AC CHARACTERISTICS ( $T_a = 0$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$ , unless otherwise noted.)

• Test Conditions

- Input Pulse Levels:  $V_{SS}$  to 3.0V
- Input Rise and Fall Times: 5ns
- Input and Output Timing Reference Levels: 1.5V
- Output Load: See Figures




\*Including scope and jig capacitance.

• Read Cycle


Parameter	Symbol	HB66B1616A-25		HB66B1616A-35		Unit
		Min.	Max.	Min.	Max.	
Read Cycle Time	$t_{RC}$	25	—	35	—	ns
Address Access Time	$t_{AA}$	—	25	—	35	ns
Chip Select Access Time	$t_{ACS}$	—	25	—	35	ns
Chip Selection to Output in Low-Z	$t_{CLZ}^{(1)}$	5	—	5	—	ns
Output Enable to Output Valid	$t_{OE}$	—	12	—	15	ns
Output Enable to Output in Low-Z	$t_{OLZ}^{(1)}$	0	—	0	—	ns
Chip Deselection to Output in High-Z	$t_{CHZ}^{(1)}$	0	12	0	20	ns
Chip Disable to Output in High-Z	$t_{OHZ}^{(1)}$	0	10	0	10	ns
Output Hold from Address Change	$t_{OH}$	3	—	5	—	ns
Chip Selection to Power Up Time	$t_{PU}$	0	—	0	—	ns
Chip Deselection to Power Down Time	$t_{PD}$	—	25	—	30	ns

**NOTE:** 1. Output transition is measured  $\pm 200\text{mV}$  from steady state voltage with Load (B).  
This parameter is sampled and not 100% tested.


• Read Timing Waveform (1) (1)



• Read Timing Waveform (2) (1) (2) (4)



• Read Timing Waveform (3) (1) (3) (4)



- NOTES:**
1.  $\overline{WE}$  is high for read cycle.
  2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
  3. Address valid prior to or coincident with CS transition low.
  4.  $\overline{OE} = V_{IL}$ .




• Write Cycle


Parameter	Symbol	HB66B1616A-25		HB66B1616A-35		Unit
		Min.	Max.	Min.	Max.	
Write Cycle Time	$t_{WC}$	25	—	35	—	ns
Chip Selection to End of Write	$t_{CW}$	20	—	30	—	ns
Address Valid to End of Write	$t_{AW}$	20	—	30	—	ns
Address Setup Time	$t_{AS}$	0	—	0	—	ns
Write Pulse Width	$t_{WP}$	20	—	30	—	ns
Write Recovery Time	$t_{WR}$	0	—	0	—	ns
Output Disable to Output in High-Z	$t_{OHZ}^{(1)}$	0	10	0	10	ns
Write to Output in High-Z	$t_{WHZ}^{(1)}$	0	8	0	10	ns
Data to Write Time Overlap	$t_{DW}$	12	—	20	—	ns
Data Hold from Write Time	$t_{DH}$	0	—	0	—	ns
Output Active from End of Write	$t_{OW}^{(1)}$	5	—	5	—	ns

**NOTE:** 1. Output transition is measured  $\pm 200mV$  from steady state voltage with Load (B).  
This parameter is sampled and not 100% tested.


• Write Timing Waveform (1) ( $\overline{OE} = H, \overline{WE}$  Controlled)



• Write Timing Waveform (2) ( $\overline{OE} = H, \overline{CS}$  Controlled)



• Write Timing Waveform (3) ( $\overline{OE} = \text{Clocked}, \overline{WE}$  Controlled)




3







• Write Timing Waveform (4) ( $\overline{OE}$  = Clocked,  $\overline{CS}$  Controlled)



• Write Timing Waveform (5) ( $\overline{OE} = L$ ,  $\overline{WE}$  Controlled)



• Write Timing Waveform (6) ( $\overline{OE} = L$ ,  $\overline{CS}$  Controlled)



- NOTES:**
1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$  ( $t_{WP}$ ).
  2.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
  3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the output must not be applied.
  4. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, the output buffers remain in a high impedance state.
  5. If  $\overline{CS}$  is low during this period, I/O pins are in the output state after  $t_{OW}$ . Then the data input signals of opposite phase to the outputs must not be applied to them.
  6.  $D_{out}$  is the same phase of write data of this write cycle, if  $t_{WR}$  is long enough.
  7. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{OE}$  high transition or after the  $\overline{OE}$  transition, the output buffers remain in a high impedance state.

# HB66A2568A Series

262,144-Word × 8-Bit High Speed Static RAM Module

## DESCRIPTION

The HB66A2568A is a high speed 256K × 8 Static RAM module, mounted 8 pieces of 256K bit SRAM (HM6207HJP) sealed in SOJ package. An outline of the HB66A2568A is 60-pin zigzag in-line package. Therefore, the HB66A2568A makes high density mounting possible without surface mount technology. The HB66A2568A provides separate data inputs and output. Its module board has decoupling capacitors to reduce noise.


## FEATURES

- Single 5V (± 10%) Supply
- High Speed  
Access Time . . . . . .25/35ns (max.)
- Low Power Dissipation  
Active Mode . . . . . .240mW typ.  
Standby Mode . . . . . .800mW typ. (TTL level)  
0.8mW typ. (CMOS level)
- Equal Access and Cycle Time
- Completely Static RAM  
No Clock or Timing Strobe Required
- Directly TTL Compatible: All Inputs and Outputs


## ORDERING INFORMATION

Part No.	Access	Package
HB66A2568A-25	25ns	60-pin zigzag in-line
HB66A2568A-35	35ns	leaded type

## PHYSICAL OUTLINE



## PIN ASSIGNMENT





## PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> ~ A <sub>17</sub>	Address Input
D <sub>0</sub> ~ D <sub>7</sub>	Data-in
Q <sub>0</sub> ~ Q <sub>7</sub>	Data-out
CS <sub>1</sub> , CS <sub>2</sub>	Chip Select
WE	Write Enable
V <sub>CC</sub>	Power Supply (+5V)
V <sub>SS</sub>	Ground
NC	Non-connection



■ BLOCK DIAGRAM



C=0.22 $\mu$ F

\* M0-M7 : HM6207HJP



**■ ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>in</sub>	-0.5 <sup>(1)</sup> to +7.0	V
Power Dissipation	P <sub>T</sub>	8.0	W
Operating Temperature Range	T <sub>opr</sub>	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +125	°C
Storage Temperature Range Under Bias	T <sub>bias</sub>	-10 to +85	°C

**NOTE:** 1. V<sub>in min.</sub> = -2.5V for pulse width ≤ 10ns.

**■ TRUTH TABLE**

CS <sub>1</sub> , CS <sub>2</sub>	WE	Mode	V <sub>CC</sub> Current	D <sub>out</sub> Pin	Ref. Cycle
H	X	Not Selected	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	—
L	H	Read	I <sub>CC</sub>	D <sub>out</sub>	Read Cycle
L	L	Write	I <sub>CC</sub>	High-Z	Write Cycle

**NOTE:** X means don't care.

**■ ELECTRICAL CHARACTERISTICS**

**• Recommended DC Operating Conditions (T<sub>a</sub> = 0 to 70°C)**

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0.0	0.0	0.0	V
Input High (Logic 1) Voltage	V <sub>IH</sub>	2.2	—	6.0	V
Input Low (Logic 0) Voltage	V <sub>IL</sub>	-0.5 <sup>(1)</sup>	—	0.8	V

**NOTE:** 1. V<sub>IL min.</sub> = -2.0V for pulse width ≤ 10ns.

**■ DC ELECTRICAL CHARACTERISTICS (T<sub>a</sub> = 0 to 70°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V)**

Parameter	Symbol	Test Condition	Min.	Typ. <sup>(1)</sup>	Max.	Unit
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = Max., V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>	-10	—	10	μA
Output Leakage Current	I <sub>LO</sub>	CS <sub>1</sub> , CS <sub>2</sub> = V <sub>IH</sub> , V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>	-10	—	10	μA
Operating Power Supply Current	I <sub>CC</sub>	CS <sub>1</sub> , CS <sub>2</sub> = V <sub>IL</sub> , I <sub>I/O</sub> = 0mA Min. Cycle, Duty = 100%	—	480	960	mA
Standby Power Supply Current	I <sub>SB</sub>	CS <sub>1</sub> , CS <sub>2</sub> = V <sub>IH</sub> Min. Cycle	—	160	320	mA
Standby Power Supply Current (1)	I <sub>SB1</sub>	CS <sub>1</sub> , CS <sub>2</sub> = ≥ V <sub>CC</sub> - 0.2V 0V ≤ V <sub>in</sub> ≤ 0.2V or V <sub>in</sub> ≥ V <sub>CC</sub> - 0.2V	—	0.16	16	mA
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4mA	2.4	—	—	V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8mA	—	—	0.4	V

**NOTE:** 1. Typical limits are at V<sub>CC</sub> = 5.0V, T<sub>a</sub> = +25°C and specified loading.

**■ CAPACITANCE (T<sub>a</sub> = 25°C, f = 1MHz)<sup>(1)</sup>**

Parameter	Symbol	Test Conditions	Min.	Max.	Unit
Input Capacitance (Address, WE)	C <sub>I1</sub>	V <sub>in</sub> = 0V	—	70	pF
Input Capacitance (CS)	C <sub>I2</sub>	V <sub>in</sub> = 0V	—	45	pF
Input Capacitance (Data in)	C <sub>I3</sub>	V <sub>in</sub> = 0V	—	12	pF
Output Capacitance (Data out)	C <sub>O</sub>	V <sub>out</sub> = 0V	—	16	pF


**NOTE:** 1. This parameter is sampled and not 100% tested.



■ AC CHARACTERISTICS ( $T_a = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ , unless otherwise noted.)

• Test Conditions

- Input Pulse Levels:  $V_{SS}$  to 3.0V
- Input Rise and Fall Times: 5ns
- Input and Output Timing Reference Levels: 1.5V
- Output Load: See Figures



\*Including scope and jig capacitance.


• Read Cycle

Parameter	Symbol	HB66A2568A-25		HB66A2568A-35		Unit
		Min.	Max.	Min.	Max.	
Read Cycle Time	$t_{RC}$	25	—	35	—	ns
Address Access Time	$t_{AA}$	—	25	—	35	ns
Chip Select Access Time	$t_{ACS}$	—	25	—	35	ns
Output Hold from Address Change	$t_{OH}$	5	—	5	—	ns
Chip Selection to Output in Low-Z	$t_{LZ}^{(1)}$	5	—	5	—	ns
Chip Deselection to Output in High-Z	$t_{HZ}^{(1)}$	0	12	0	20	ns
Chip Selection to Power Up Time	$t_{PU}$	0	—	0	—	ns
Chip Deselection to Power Down Time	$t_{PD}$	—	15	—	25	ns


**NOTE:** 1. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with Load (B)  
This parameter is sampled and not 100% tested.



• Timing Waveform of Read Cycle (1) <sup>(1) (2)</sup>



• Timing Waveform of Read Cycle (2) <sup>(1) (3)</sup>



- NOTES:**
1.  $\overline{WE}$  is high for read cycle.
  2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
  3. Address valid prior to or coincident with  $\overline{CS}$  transition low.






**• Write Cycle**

Parameter	Symbol	HB66A2568A-25		HB66A2568A-35		Unit
		Min.	Max.	Min.	Max.	
Write Cycle Time	$t_{WC}$	25	—	35	—	ns
Chip Selection to End of Write	$t_{CW}$	20	—	30	—	ns
Address Valid to End of Write	$t_{AW}$	20	—	30	—	ns
Address Setup Time	$t_{AS}$	0	—	0	—	ns
Write Pulse Width	$t_{WP}$	20	—	30	—	ns
Write Recovery Time	$t_{WR}$	3	—	3	—	ns
Data Valid to End of Write	$t_{DW}$	15	—	20	—	ns
Data Hold Time	$t_{DH}$	0	—	0	—	ns
Write Enabled to Output in High-Z	$t_{WZ}^{(1)}$	0	8	0	10	ns
Output Active from End of Write	$t_{OW}^{(2)}$	0	—	0	—	ns


**NOTE:** 1. Transition is measured  $\pm 200\text{mV}$  from high impedance voltage with Load (B).  
 This parameter is sampled and not 100% tested.



• Timing Waveform of Write Cycle (1) ( $\overline{WE}$  Controlled)



• Timing Waveform of Write Cycle (2) ( $\overline{CS}$  Controlled)



- NOTES:**
1. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
  2.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
  3. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, the output buffers remain in a high impedance state.
  4.  $D_{out}$  is the same phase of write data of this write cycle, if  $t_{WR}$  is long enough.

# Section 4

## MOS Pseudo Static RAM

4



# HM65256B Series


32768-word X 8-bit High Speed Pseudo Static RAM

## ■ FEATURES


- Single 5V ( $\pm 10\%$ )
- High Speed
  - Access Time
  - CE Access Time . . . . . 100/120/150/200ns
  - Address Access Time . . . . . 50/60/75/100ns  
(in Static Column Mode)
  - Cycle Time
  - Random Read/Write Cycle Time . . . . 160/190/235/310ns
  - Static Column Mode Cycle Time . . . . . 55/65/80/105ns
- Low Power
  - 175mW typ. Active.
- All inputs and outputs TTL compatible
- Static Column Mode Capability
- Non Multiplexed Address
- 256 Refresh Cycles (4ms)
- Refresh Functions
  - Address Refresh
  - Automatic Refresh
  - Self Refresh

## ■ ORDERING INFORMATION


Type No.	Access Time	Package
HM65256BP-10	100ns	600 mil 28 pin Plastic DIP
HM65256BP-12	120ns	
HM65256BP-15	150ns	
HM65256BP-20	200ns	
HM65256BLP-10	100ns	28 pin Plastic SOP
HM65256BLP-12	120ns	
HM65256BLP-15	150ns	
HM65256BLP-20	200ns	
HM65256BFP-10T	100ns	28 pin Plastic SOP
HM65256BFP-12T	120ns	
HM65256BFP-15T	150ns	
HM65256BFP-20T	200ns	
HM65256BLFP-10T	100ns	28 pin Plastic SOP
HM65256BLFP-12T	120ns	
HM65256BLFP-15T	150ns	
HM65256BLFP-20T	200ns	



## ■ PIN ARRANGEMENT



■ BLOCK DIAGRAM



■ TRUTH TABLE

CE	OE	WE	I/O Pin	mode
L	L	H	Low Z	Read
L	x	L	High Z	Write
L	H	H	High Z	-
H	L	x	High Z	Refresh
H	H	x	High Z	Standby

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage with Respect to $V_{SS}$	$V_T$	-1.0 to +7.0	V
Power Dissipation	$P_T$	1.0	W
Operating Temperature	$T_{opr}$	0 to +70	°C
Storage Temperature	$T_{stg}$	-55 to +125	°C
Storage Temperature Under Bias	$T_{bias}$	-10 to +85	°C

■ RECOMMENDED DC OPERATING CONDITIONS ( $T_a = 0$  to +70°C)

Item	Symbol	min.	typ.	max.	unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input Voltage	$V_{IH}$	2.2	-	6.0	V
	$V_{IL}$	-0.5*1	-	0.8	V

Note) \*1.  $V_{IL}$  min = -3.0V for pulse width  $\leq 10$ ns.



■ DC ELECTRICAL CHARACTERISTICS ( $T_a = 0$  to  $+70^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ )

Parameter	Symbol	Test Conditions	HM65256B Series			HM65256BL Series			Unit
			min.	typ.	max.	min.	typ.	max.	
Operating Power Supply Current	$I_{CC1}$	$I_{I/O} = 0\text{mA}$ $t_{cyc} = \text{min.}$	-	35	65	-	35	65	mA
Standby Power Supply Current	$I_{SB1}$	$\overline{CE} = V_{IH}, \overline{OE} = V_{IH}$	-	1	2	-	1	2	mA
	$I_{SB2}$	$\overline{CE} \geq V_{CC} - 0.2\text{V}, \overline{OE} \geq V_{CC} - 0.2\text{V}$	-	-	-	-	0.05	0.1	mA
Operating Power Supply Current in Self Refresh Mode	$I_{CC2}$	$\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$	-	1	2	-	0.6	1	mA
	$I_{CC3}$	$\overline{CE} \geq V_{CC} - 0.2\text{V}, \overline{OE} \leq 0.2\text{V}$	-	-	-	-	50	100	$\mu\text{A}$
Input Leakage Current	$I_{LI}$	$V_{CC} = 5.5\text{V}$ $V_{in} = V_{SS}$ to $V_{CC}$	-10	-	10	-10	-	10	$\mu\text{A}$
Output Leakage Current	$I_{LO}$	$\overline{OE} = V_{IH}$ $V_{I/O} = V_{SS}$ to $V_{CC}$	-10	-	10	-10	-	10	$\mu\text{A}$
Output Voltage	$V_{OL}$	$I_{OL} = 2.1\text{mA}$	-	-	0.4	-	-	0.4	V
	$V_{OH}$	$I_{OH} = -1\text{mA}$	2.4	-	-	2.4	-	-	V

■ CAPACITANCE

Item	Symbol	Test Conditions	typ.	max.	Unit
Input Capacitance	$C_{in}$	$V_{in} = 0\text{V}$	-	5	pF
Input/Output Capacitance	$C_{I/O}$	$V_{I/O} = 0\text{V}$	-	7	pF

Note) This Parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS ( $T_a = 0$  to  $+70^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ )

● AC Test Conditions

- Input Pulse Levels . . . . . 2.4V, 0.4V
- Input Rise and Fall Times . . . . . 5ns
- Timing Measurement Level . . . . . 2.2V, 0.8V
- Reference Level . . . . .  $V_{OH} = 2.0\text{V}, V_{OL} = 0.8\text{V}$
- Output Load . . . . . 1 TTL and 100pF (including scope and jig)

Item	Symbol	HM65256B-10		HM65256B-12		HM65256B-15		HM65256B-20		Unit
		min.	max.	min.	max.	min.	max.	min.	max.	
Random Read or Write Cycle Time	$t_{RC}$	160	-	190	-	235	-	310	-	ns
Static Column Mode Read or Write Cycle	$t_{RSC}$	55	-	65	-	80	-	105	-	ns
Chip Enable Access Time	$t_{CEA}$	-	100	-	120	-	150	-	200	ns
Address Access Time	$t_{AA}$	-	50	-	60	-	75	-	100	ns
Output Enable Access Time	$t_{OEA}$	-	40	-	50	-	60	-	75	ns
Chip Disable to Output in High Z	$t_{CHZ}$	-	25	-	25	-	30	-	35	ns
Chip Enable to Output in Low Z	$t_{CLZ}$	30	-	30	-	35	-	40	-	ns
Output Enable to Output in Low Z	$t_{OLZ}$	10	-	10	-	10	-	10	-	ns
Output Disable to Output in High Z	$t_{OHZ}$	-	25	-	25	-	30	-	35	ns
Chip Enable Pulse Width	$t_{CE}$	100n	4m	120n	4m	150n	4m	200n	4m	s
Chip Enable Precharge Time	$t_P$	50	-	60	-	75	-	100	-	ns
Address Set-up Time	$t_{AS}$	0	-	0	-	0	-	0	-	ns
Row Address Hold Time	$t_{RAH}$	20	-	20	-	25	-	30	-	ns
Column Address Hold Time	$t_{CAH}$	100	-	120	-	150	-	200	-	ns
Read Command Set-up Time	$t_{RCS}$	0	-	0	-	0	-	0	-	ns
Read Command Hold Time	$t_{RCH}$	0	-	0	-	0	-	0	-	ns
Output Enable Hold Time	$t_{OHC}$	0	-	0	-	0	-	0	-	ns
Output Enable to Chip Enable Delay Time	$t_{OCD}$	0	-	0	-	0	-	0	-	ns
Output Hold Time from Column Address	$t_{OH}$	5	-	5	-	5	-	10	-	ns
Write Command Pulse Width	$t_{WP}$	25	-	25	-	30	-	35	-	ns
Chip Enable to End of Write	$t_{CW}$	100	-	120	-	150	-	200	-	ns
Column Address Set-up Time	$t_{ASW}$	0	-	0	-	0	-	0	-	ns

(to be continued)






Item	Symbol	HM65256B-10		HM65256B-12		HM65256B-15		HM65256B-20		Unit
		min.	max.	min.	max.	min.	max.	min.	max.	
Column Address Hold Time after Write	$t_{AHW}$	0	-	0	-	0	-	0	-	ns
Data Valid to End of Write	$t_{DW}$	20	-	20	-	25	-	30	-	ns
Data In Hold Time for Write	$t_{DH}$	0	-	0	-	0	-	0	-	ns
Output Active from End of Write	$t_{OW}$	5	-	5	-	5	-	5	-	ns
Write to Output in High Z	$t_{WHZ}$	-	25	-	25	-	30	-	35	ns
Transition Time (Rise and Fall)	$t_T$	3	50	3	50	3	50	3	50	ns
Refresh Command Delay Time	$t_{RFD}$	50	-	60	-	75	-	100	-	ns
Refresh Precharge Time	$t_{FP}$	30	-	30	-	30	-	30	-	ns
Refresh Command Pulse Width for Automatic Refresh	$t_{FAP}$	80	10000	80	10000	80	10000	80	10000	ns
Automatic Refresh Cycle Time	$t_{FC}$	160	-	190	-	235	-	310	-	ns
Refresh Command Pulse Width for Self Refresh	$t_{FAS}$	10000	-	10000	-	10000	-	10000	-	ns
Refresh Reset Time for Self Refresh	$t_{FRS}$	160	-	190	-	235	-	310	-	ns
Refresh Period	$t_{REF}$	-	4	-	4	-	4	-	4	ms

Notes:


- (1)  $t_{CHZ}$ ,  $t_{OHZ}$  and  $t_{WHZ}$  are defined as the time at which the output achieves the open circuit conditions.
- (2)  $t_{CLZ}$ ,  $t_{OLZ}$  and  $t_{OW}$  are sampled under the condition of  $t_T=5ns$ , and not 100% tested.
- (3) A write occurs during the overlap of a low  $\overline{CE}$  and low  $\overline{WE}$ .
- (4) If  $\overline{CE}$  goes low simultaneously with  $\overline{WE}$  going low or after  $\overline{WE}$  going low, the outputs remain in high impedance state.
- (5) If input signals of opposite phase to the outputs are applied in write cycle,  $\overline{OE}$  or  $\overline{WE}$  must disable output buffers prior to applying data to the device and data inputs must be floating prior to  $\overline{OE}$  or  $\overline{WE}$  turning on output buffers.
- (6)  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- (7) An initial pause of 100 $\mu s$  is required after power-up followed by a minimum of 8 initialization cycles.

■ TIMING WAVEFORMS


- Read Cycle No. 1 ( $\overline{CE}$  controlled)



• Read Cycle No. 2 ( $\overline{OE}$  controlled)




• Write Cycle No. 1 ( $\overline{OE}$  Clock)







• Static Column Mode Write Cycle



• Automatic Refresh Cycle



• Self Refresh Cycle



# HM658128 Series

---

131,072-Word × 8-Bit High Speed Pseudo Static Ram

The HM658128 Series has been converted to the HM658128A Series.



# HM658128A Series


## 131,072-Word x 8-Bit High Speed Pseudo Static RAM

### ■ FEATURES

- Single 5V ( $\pm 10\%$ )
- High speed
  - Access time
    - CE access time: 80/100/120 ns
  - Cycle time
    - Random read/write cycle time: 130/160/190 ns
- Low power
  - 250 mW typ. Active
  - 350  $\mu$ W typ. Standby (L-version, LL-version)
- All inputs and outputs TTL compatible
- Package
  - 32-pin dual-in-line plastic package
  - 32-pin SOP package
  - 32-pin TSOP package
- Non multiplexed address
- 512 refresh cycles (8ms)
- Refresh functions
  - LP/LLP-version: Address refresh, automatic refresh, self refresh
  - DP-version: Address refresh, automatic refresh

### ■ ORDERING INFORMATION

Type No.	Access Time	Package
HM658128ALP-8L	80 ns	600-mil 32-Pin Plastic DIP Series (DP-32)
HM658128ALP-10L	100 ns	
HM658128ALP-12L	120 ns	
HM658128ALP-8	80 ns	
HM658128ALP-10	100 ns	
HM658128ALP-12	120 ns	
HM658128ADP-8	80 ns	525-mil 32-Pin Plastic SOP Series (FP-32D)
HM658128ADP-10	100 ns	
HM658128ADP-12	120 ns	
HM658128ALFP-8L	80 ns	
HM658128ALFP-10L	100 ns	
HM658128ALFP-12L	120 ns	
HM658128ADFP-8	80 ns	8mm x 20mm 32-Pin Plastic TSOP Series (TFP-32D)
HM658128ADFP-10	100 ns	
HM658128ADFP-12	120 ns	
HM658128ALT-8L	80 ns	
HM658128ALT-10L	100 ns	
HM658128ALT-12L	120 ns	
HM658128ALT-8	80 ns	8mm x 20mm 32-Pin Plastic TSOP Series (TFP-32DR)
HM658128ALT-10	100 ns	
HM658128ALT-12	120 ns	
HM658128ADT-8	80 ns	
HM658128ADT-10	100 ns	
HM658128ADT-12	120 ns	
HM658128ALR-8L	80 ns	8mm x 20mm 32-Pin Plastic TSOP Series (TFP-32DR)
HM658128ALR-10L	100 ns	
HM658128ALR-12L	120 ns	
HM658128ALR-8	80 ns	
HM658128ALR-10	100 ns	
HM658128ALR-12	120 ns	
HM658128ADR-8	80 ns	8mm x 20mm 32-Pin Plastic TSOP Series (TFP-32DR)
HM658128ADR-10	100 ns	
HM658128ADR-12	120 ns	






### ■ PIN DESCRIPTION


Pin Name	Function
A <sub>0</sub> -A <sub>16</sub>	Address
I/O <sub>0</sub> -I/O <sub>7</sub>	Input/Output
RFSH	Refresh
$\overline{\text{CE}}$	Chip Enable
$\overline{\text{OE}}$	Output Enable
$\overline{\text{WE}}$	Write Enable
CS	Chip Select
V <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground



■ PIN ARRANGEMENT



■ BLOCK DIAGRAM





## Pin Functions

$\overline{\text{CE}}$ :	Chip Enable (Input) $\overline{\text{CE}}$ is a basic clock. RAM is active when $\overline{\text{CE}}$ is low, and is on standby when $\overline{\text{CE}}$ is high.
A <sub>0</sub> –A <sub>16</sub> :	Address Inputs (Input) A <sub>0</sub> –A <sub>8</sub> is a row address and A <sub>9</sub> –A <sub>16</sub> is a column address. The entire address A <sub>0</sub> –A <sub>16</sub> is fetched into RAM by the falling edge of $\overline{\text{CE}}$ .
$\overline{\text{WE}}$ :	Write Enable (Input) RAM is in write mode when $\overline{\text{WE}}$ is low, and is in read mode when $\overline{\text{WE}}$ is high. I/O data is fetched into RAM by the rising edge of $\overline{\text{WE}}$ or $\overline{\text{CE}}$ (earlier timing) and the data is written into memory cells.
$\overline{\text{OE}}$ :	Output Enable (Input) $\overline{\text{OE}}$ controls the output condition of the I/O pins. The I/O pins are active when $\overline{\text{OE}}$ is low, and are at high impedance when $\overline{\text{OE}}$ is high.
$\overline{\text{RFSH}}$ :	Refresh (Input) RAM goes into refresh mode when $\overline{\text{RFSH}}$ goes low in standby mode. (i.e., when $\overline{\text{CE}}$ is high). There are two refresh modes controlled by $\overline{\text{RFSH}}$ : automatic refresh and self refresh.
CS:	Chip Select (Input) RAM is active when CS is high. The CS signal is fetched into RAM by the falling edge of $\overline{\text{CE}}$ , and is held for one read/write cycle.
I/O <sub>0</sub> –I/O <sub>7</sub> :	Input/Output (Input and Output) These pins are data I/O pins.

## Refresh

There are three refresh modes: address refresh, automatic refresh, and self refresh.

## (1) Address refresh

Data is refreshed by accessing all 512 row addresses every 8 ms. A read is one method of accessing those addresses. Each row address (each of the 512 addresses A<sub>0</sub>–A<sub>8</sub>) must be read at least once every 8 ms. In address refresh mode,  $\overline{\text{OE}}$  can remain high. In this case, the I/O pins remain at high impedance, but the refresh is done within RAM.

## (2) Automatic refresh

Instead of address refresh, automatic refresh can be used. RAM goes to automatic refresh mode if  $\overline{\text{RFSH}}$  fall while  $\overline{\text{CE}}$  is high and it remains low for at least  $t_{\text{FAP}}$ . One automatic refresh cycle is executed by one low pulse of  $\overline{\text{RFSH}}$ . It is not necessary to input the refresh address from outside since it is generated internally by an on-chip address counter. 512 automatic refresh cycles must be done every 8 ms.

## (3) Self refresh

Self refresh mode is suitable for data retention by battery. In standby mode, a self refresh starts automatically when  $\overline{\text{RFSH}}$  stays low for more than 8  $\mu\text{s}$ . Refresh addresses are automatically specified by the on-chip address counter, and the refresh period is determined by the on-chip timer.

Automatic refresh and self refresh are distinguished from each other by the width of the  $\overline{\text{RFSH}}$  low pulse in standby mode. If the  $\overline{\text{RFSH}}$  low pulse is wider than 8  $\mu\text{s}$ , RAM enters self refresh mode; if the  $\overline{\text{RFSH}}$  low pulse is less than 8  $\mu\text{s}$ , it is recognized as an automatic refresh instruction.

## Notes on Using the HM658128A

Since pseudo static RAM consists of dynamic circuits like DRAM, it is more noise-sensitive than conventional SRAM.

(1) If a short  $\overline{\text{CE}}$  pulse of a width less than  $t_{\text{CE min}}$  is applied to RAM, an incomplete read occurs and stored data may be destroyed. Make sure that  $\overline{\text{CE}}$  low pulses of less than  $t_{\text{CE min}}$  are inhibited. Note that a 10 ns  $\overline{\text{CE}}$  low pulse may sometimes occur owing to the gate delay on the board if the  $\overline{\text{CE}}$  signal is generated by the decoding of higher address signals on the board. Avoid these short pulses.

(2) A short  $\overline{\text{RFSH}}$  low pulse may cause an incomplete refresh that will destroy data. Make sure that  $\overline{\text{RFSH}}$  low pulses of less than  $t_{\text{FAP min}}$  are also inhibited.

(3) Start the HM658128A operating by executing at least eight initial cycles (dummy cycles) at least 100  $\mu\text{s}$  after the power voltage reaches 4.5V–5.5V after power-on.

## FUNCTION TABLE

$\overline{CE}$	CS at $\overline{CE}$ going Low	$\overline{RFSH}$	$\overline{OE}$	$\overline{WE}$	I/O Pin	Mode
L	H	X	L	H	Low-Z	Read
L	H	X	X	L	High-Z	Write
L	H	X	H	H	High-Z	—
L	L	X	X	X	High-Z	CS Standby
H	X	L	X	X	High-Z	Refresh
H	X	H	X	X	High-Z	Standby

Note: 1. X means don't care.

## ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage with Respect to $V_{SS}$	$V_T$	-1.0 to +7.0	V
Power Dissipation	$P_T$	1.0	W
Operating Temperature	$T_{opr}$	0 to +70	°C
Storage Temperature	$T_{stg}$	-55 to +125	°C
Storage Temperature Under Bias	$T_{bias}$	-10 to +85	°C

## RECOMMENDED DC OPERATING CONDITIONS ( $T_a = 0$ to +70°C)

Item	Symbol	Min.	Typ	Max.	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input Voltage	$V_{IH}$	2.2	—	6.0	V
	$V_{IL}$	-0.5	—	0.8	V

Note: 1.  $V_{IL}$  min = -3.0 V for pulse width 10 ns.

## DC CHARACTERISTICS ( $T_a = 0^\circ\text{C}$ to +70°C, $V_{CC} = 5\text{V} \pm 10\%$ )

Parameter	Symbol	Min.	Typ	Max.	Unit	Test Conditions	Note
Operating Power Supply Current	$I_{CC1}$	—	50	85	mA	$I_{I/O} = 0$ , $t_{cyc} = 130$ ns	
Standby Power Supply Current	$I_{SB1}$	—	1	2	mA	$\overline{CE} = V_{IH}$ , $\overline{RFSH} = V_{IH}$	
	$I_{SB2}$	—	100 70	200 100	$\mu\text{A}$	$\overline{CE} \geq V_{CC} - 0.2\text{V}$ , $\overline{RFSH} \geq V_{CC} - 0.2\text{V}$	L-version LL-version
Operating Power Supply Current in Self Refresh Mode	$I_{CC2}$	—	1	2	mA	$\overline{CE} = V_{IH}$ , $\overline{RFSH} = V_{IL}$	L-version LL-version
	$I_{CC3}$	—	100 70	200 100	$\mu\text{A}$	$\overline{CE} \geq V_{CC} - 0.2\text{V}$ , $\overline{RFSH} \leq -0.2\text{V}$	L-version LL-version
Input Leakage Current	$I_{LI}$	-10	—	10	$\mu\text{A}$	$V_{CC} = 5.5\text{V}$ , $V_{in} = V_{SS}$ to $V_{CC}$	
Output Leakage Current	$I_{LO}$	-10	—	10	$\mu\text{A}$	$\overline{OE} = V_{IH}$ , $V_{I/O} = V_{SS}$ to $V_{CC}$	
Output Voltage	$V_{OL}$	—	—	0.4	V	$I_{OL} = 2.1$ mA	
	$V_{OH}$	2.4	—	—	V	$I_{OH} = -1$ mA	

■ CAPACITANCE

Item	Symbol	Typ	Max	Unit	Test Conditions
Input Capacitance	$C_{in}$	—	8	pF	$V_{in} = 0V$
Input/Output Capacitance	$C_{I/O}$	—	10	pF	$V_{I/O} = 0V$

Note: 1. This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS ( $T_a = 0$  to  $70^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ )

AC Test Conditions

- Input pulse levels: 2.4V, 0.4V
- Input rise and fall times: 5 ns
- Timing measurement level: 2.2V, 0.8V
- Reference level:  $V_{OH} = 2.0V$ ,  $V_{OL} = 0.8V$
- Output load: 1 TTL and 100 pF




Item	Symbol	HM658128A-8		HM658128A-10		HM658128A-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RC</sub>	130	—	160	—	190	—	ns	
Random Read Modify Write Cycle Time	t <sub>RWC</sub>	190	—	220	—	260	—	ns	
Chip Enable Access Time	t <sub>CEA</sub>	—	80	—	100	—	120	ns	
Output Enable Access Time	t <sub>OEA</sub>	—	30	—	30	—	40	ns	
Chip Disable to Output in High-Z	t <sub>CHZ</sub>	0	30	0	30	0	35	ns	1, 2
Chip Enable to Output in Low-Z	t <sub>CLZ</sub>	20	—	20	—	20	—	ns	2
Output Disable to Output in High-Z	t <sub>OHZ</sub>	—	25	—	25	—	30	ns	1, 2
Output Enable to Output in Low-Z	t <sub>OLZ</sub>	0	—	0	—	0	—	ns	2
Chip Enable Pulse Width	t <sub>CE</sub>	80 ns	10 μs	100 ns	10 μs	120 ns	10 μs		
Chip Enable Precharge Time	t <sub>p</sub>	40	—	50	—	60	—	ns	
Address Set-up Time	t <sub>AS</sub>	0	—	0	—	0	—	ns	
Address Hold Time	t <sub>AH</sub>	30	—	30	—	35	—	ns	
Read Command Set-up Time	t <sub>RCS</sub>	0	—	0	—	0	—	ns	
Read Command Hold Time	t <sub>RCH</sub>	0	—	0	—	0	—	ns	
RFSH Hold Time	t <sub>RHC</sub>	15	—	15	—	15	—	ns	
Chip Select Set-up Time	t <sub>CSS</sub>	0	—	0	—	0	—	ns	
Chip Select Hold Time	t <sub>CSH</sub>	30	—	30	—	35	—	ns	
Write Command Pulse Width	t <sub>WP</sub>	30	—	30	—	35	—	ns	
Chip Enable to End of Write	t <sub>CW</sub>	80	—	100	—	120	—	ns	
Data In to End of Write	t <sub>DW</sub>	25	—	25	—	30	—	ns	
Data In Hold Time for Write	t <sub>DH</sub>	0	—	0	—	0	—	ns	
Output Active from End of Write	t <sub>OW</sub>	5	—	5	—	5	—	ns	2
Write to Output in High-Z	t <sub>WHZ</sub>	—	25	—	25	—	30	ns	1, 2
Transition Time (Rise and Fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	
Refresh Command Delay Time	t <sub>RFD</sub>	40	—	50	—	60	—	ns	
Refresh Precharge Time	t <sub>FP</sub>	40	—	40	—	40	—	ns	
Refresh Command Pulse Width	t <sub>RP</sub>	—	8 μs	—	8 μs	—	8 μs		
Refresh Command Pulse Width for Automatic Refresh	t <sub>FAP</sub>	80 ns	8 μs	80 ns	8 μs	80 ns	8 μs		
Automatic Refresh Cycle Time	t <sub>FC</sub>	130	—	160	—	190	—	ns	
Refresh Command Pulse Width for Self Refresh	t <sub>FAS</sub>	8	—	8	—	8	—	μs	
Refresh Reset Time from Self Refresh	t <sub>RFS</sub>	130	—	160	—	190	—	ns	
Refresh Period	t <sub>REF</sub>	—	8	—	8	—	8	ms	512 cycle


- Notes:
1. t<sub>CHZ</sub>, t<sub>OHZ</sub>, and t<sub>WHZ</sub> define the time at which the output achieves the open circuit conditions under the condition of t<sub>TR</sub> = 5 ns and not 100% tested.
  2. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OHZ</sub>, t<sub>OLZ</sub>, t<sub>WHZ</sub>, and t<sub>OW</sub> are sampled under the condition of t<sub>TR</sub> = 5 ns and not 100% tested.
  3. A write occurs during the overlap of a low CE and low WE. Write end is defined at the earlier of WE going high or CE going high.
  4. If CE goes low simultaneously with WE going low or after WE going low, the outputs remain in high impedance state.
  5. During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
  6. V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
  7. An initial pause of 100 μs is required after power-up followed by a minimum of 8 initialization cycles.
  8. 512 cycles of burst refresh or distributed automatic refresh must be executed within 15 μs after self refresh, in order to meet the refresh specification of 8 ms and 512 cycle.



■ READ CYCLE




■ WRITE CYCLE ( $\overline{OE}$  Clock)




4



■ WRITE CYCLE ( $\overline{OE}$  Low Fix)




■ READ-MODIFY-WRITE CYCLE







■ AUTO REFRESH CYCLE



■ SELF REFRESH CYCLE



■ CS STANDBY MODE




# HM658512 Series


524,288-Word × 8-Bit High Speed Pseudo Static RAM

## Features

- Single 5 V (± 10%)
- High speed
  - Access time
  - $\overline{CE}$  access time ..... 80/100/120 ns
  - Cycle time
  - Random read/write cycle time ..... 130/160/190 ns
- Low power
  - Active: 250 mW (typ.)
  - Standby: 200  $\mu$ W (typ.)
- All inputs and outputs TTL compatible
- Package
  - 32-pin dual-in-line plastic package
  - 32-pin SOP package
- Non multiplexed address
- 2048 refresh cycles (32 ms)
- Refresh functions
  - L/LL/LV-version ..... Address refresh
  - Automatic refresh
  - Self refresh
  - D-version ..... Address refresh
  - Automatic refresh



## PIN ARRANGEMENT



## ORDERING INFORMATION


Type No.	Access Time	Package
HM658512LP-8	80 ns	600 mil 32 pin Plastic DIP (DP-32)
HM658512LP-10	100 ns	
HM658512LP-12	120 ns	
HM658512DP-8	80 ns	
HM658512DP-10	100 ns	
HM658512DP-12	120 ns	
HM658512LP-8L	80 ns	
HM658512LP-10L	100 ns	
HM658512LP-12L	120 ns	
HM658512LP-8LV	80 ns	
HM658512LP-10LV	100 ns	
HM658512LP-12LV	120 ns	
HM658512LFP-8	80 ns	32 pin Plastic SOP (FP-32D)
HM658512LFP-10	100 ns	
HM658512LFP-12	120 ns	
HM658512DFP-8	80 ns	
HM658512DFP-10	100 ns	
HM658512DFP-12	120 ns	
HM658512LFP-8L	80 ns	
HM658512LFP-10L	100 ns	
HM658512LFP-12L	120 ns	
HM658512LFP-8LV	80 ns	
HM658512LFP-10LV	100 ns	
HM658512LFP-12LV	120 ns	

## PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>18</sub>	Address
I/O <sub>0</sub> -I/O <sub>7</sub>	Input/Output
$\overline{CE}$	Chip Enable
$\overline{OE}/\overline{RFSH}$	Output Enable/Refresh
$\overline{WE}$	Write Enable
V <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground



■ BLOCK DIAGRAM



**Pin Functions**

**$\overline{CE}$ : Chip Enable (Input)**

$\overline{CE}$  is a basic clock. RAM is active when  $\overline{CE}$  is low, and is on standby when  $\overline{CE}$  is high.

**$A_0$ - $A_{18}$ : Address Inputs (Input)**

$A_0$ - $A_{10}$  is a row address and  $A_{11}$ - $A_{18}$  is a column address. The entire address  $A_0$ - $A_{18}$  is fetched into RAM by the falling edge of  $\overline{CE}$ .

**$\overline{WE}$ : Write Enable (Input)**

RAM is in write mode when  $\overline{WE}$  is low, and is in read mode when  $\overline{WE}$  is high. I/O data is fetched into RAM by the rising edge of  $\overline{WE}$  or  $\overline{CE}$  (earlier timing) and the data is written into memory cells.

**$\overline{OE/RFSH}$ : Output Enable/Refresh (Input)**

This pin has two functions. Basically it works as  $\overline{OE}$  when  $\overline{CE}$  is low, and as  $\overline{RFSH}$  when  $\overline{CE}$  is high (in standby mode). After a read or write cycle finishes, refresh does not start if  $\overline{CE}$  goes high while  $\overline{OE/RFSH}$  is held low. In order to start a refresh in standby mode,  $\overline{OE/RFSH}$  must go high to reset the refresh circuits of the RAM. After the refresh circuits are reset, the refresh starts when  $\overline{OE/RFSH}$  goes low.

**$I/O_0$ - $I/O_7$ : Input/Output (Inputs and Outputs)**

These pins are data I/O pins.

**Refresh**

There are three refresh modes: address refresh, automatic refresh, and self refresh.

**(1) Address refresh**

Data is refreshed by accessing all 2048 row addresses every 32 ms. A read is one method of accessing those addresses. Each row address (2048 addresses of  $A_0$ - $A_{10}$ ) must be read at least once every 32 ms. In address refresh mode,  $\overline{OE/RFSH}$  can remain high. In this case, the I/O pins remain at high impedance, but the refresh is done within RAM.

**(2) Automatic refresh**

Instead of address refresh, automatic refresh can be used. RAM goes to automatic refresh mode if  $\overline{OE/RFSH}$  falls while  $\overline{CE}$  is high and it remains low for at least  $t_{FAP}$ . One automatic refresh cycle is executed by one low pulse of  $\overline{OE/RFSH}$ . It is not necessary to input the refresh address from outside since it is generated internally by an on-chip address counter. 2048 automatic refresh cycles must be done every 32 ms.

**(3) Self refresh**

Self refresh mode is suitable for data retention by battery. In standby mode, a self refresh starts automatically when  $\overline{OE/RFSH}$  stays low for more than 8  $\mu$ s. Refresh addresses are automatically specified by the on-chip address counter, and the refresh period is determined by the on-chip timer.



Automatic refresh and self refresh are distinguished from each other by the width of the  $\overline{OE}/\overline{RFSH}$  low pulse in standby mode. If the  $\overline{OE}/\overline{RFSH}$  low pulse is wider than 8  $\mu\text{s}$ , RAM changes into self refresh mode; if the  $\overline{OE}/\overline{RFSH}$  low pulse is less than 8  $\mu\text{s}$ , it is recognized as an automatic refresh instruction.

**Notes on Using the HM658512**

Since pseudo static RAM consists of dynamic circuits like DRAM, it is more noise-sensitive than conventional SRAM.

(1) If a short  $\overline{CE}$  pulse of a width less than  $t_{CE}$  min. is applied to RAM, an incomplete read occurs and stored data may be destroyed. Make sure that  $\overline{CE}$  low pulses of less than  $t_{CE}$  min. are inhibited. Note that a 10 ns  $\overline{CE}$  low pulse may sometimes occur owing to the gate delay

on the board if the CE signal is generated by the decoding of higher address signals on the board. Avoid these short pulses.

(2)  $\overline{OE}/\overline{RFSH}$  works as refresh control in standby mode. A short  $\overline{OE}/\overline{RFSH}$  low pulse may cause an incomplete refresh that will destroy data. Make sure that  $\overline{OE}/\overline{RFSH}$  low pulses of less than  $t_{FAP}$  min. are also inhibited.

(3)  $t_{OHC}$  and  $t_{OCD}$  are the timing specs which distinguish the  $\overline{OE}$  function of  $\overline{OE}/\overline{RFSH}$  from the  $\overline{RFSH}$  function. The  $t_{OHC}$  and  $t_{OCD}$  specs must be strictly maintained.

(4) Start the HM658512 operating by executing at least eight initial cycles (dummy cycles) at least 100  $\mu\text{s}$  after the power voltage reaches 4.5V-5.5V after power-on.

**FUNCTION TABLE**

$\overline{CE}$	$\overline{OE}/\overline{RFSH}$	$\overline{WE}$	I/O Pin	Mode
L	L	H	Low-Z	Read
L	X	L	High-Z	Write
L	H	H	High-Z	—
H	L	X	High-Z	Refresh
H	H	X	High-Z	Standby

NOTE: 1. X means don't care.

**ABSOLUTE MAXIMUM RATINGS**

Item	Symbol	Rating	Unit
Terminal Voltage with Respect to $V_{SS}$	$V_T$	-1.0 to +7.0	V
Power Dissipation	$P_T$	1.0	W
Operating Temperature	$T_{opr}$	0 to +70	$^{\circ}\text{C}$
Storage Temperature	$T_{stg}$	-55 to +125	$^{\circ}\text{C}$
Storage Temperature Under Bias	$T_{bias}$	-10 to +85	$^{\circ}\text{C}$

**RECOMMENDED DC OPERATING CONDITIONS ( $T_A = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ )**

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input Voltage	$V_{IH}$	2.4	—	6.0	V
	$V_{IL}$	-1.0*1	—	0.8	V

NOTES: 1.  $V_{IL}$  min. = -3.0V for pulse width 30 ns.



**■ DC CHARACTERISTICS** ( $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ )

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Operating Power Supply Current	$I_{CC1}$	—	—	75	mA	$I_{I/O} = 0$ , $t_{cyc} = \text{min.}$
	$I_{SB1}$	—	1	2	mA	$\overline{CE} = V_{IH}$ , $\overline{OE}/\overline{RFSH} = V_{IH}$ , $V_{IN} \geq 0\text{V}$
Standby Power Supply Current	$I_{SB2}$	—	20	200 100*2	$\mu\text{A}$	$\overline{CE} \geq V_{CC} - 0.2\text{V}$ $\overline{OE}/\overline{RFSH} \geq V_{CC} - 0.2\text{V}$ $V_{IN} \geq 0\text{V}$
	$I_{CC2}$	—	1	2	mA	$\overline{CE} = V_{IH}$ , $\overline{OE}/\overline{RFSH} = V_{IL}$ , $V_{IN} \geq 0\text{V}$
Operating Power Supply Current in Self Refresh Mode	$I_{CC3}$	—	70*1 40*2	200*1 100*2	$\mu\text{A}$	$\overline{CE} \geq V_{CC} - 0.2\text{V}$ $\overline{OE}/\overline{RFSH} \leq 0.2\text{V}$ $V_{IH}$ , $V_{IN} \geq 0\text{V}$
	$I_{L1}$	-10	—	10	$\mu\text{A}$	$V_{CC} = 5.5\text{V}$ , $V_{IN} = V_{SS}$ to $V_{CC}$
Output Leakage Current	$I_{LO}$	-10	—	10	$\mu\text{A}$	$\overline{OE} = V_{IH}$ , $V_{I/O} = V_{SS}$ to $V_{CC}$
Output Voltage	$V_{OL}$	—	—	0.4	V	$I_{OL} = 2.1\text{ mA}$
	$V_{OH}$	2.4	—	—	V	$I_{OH} = -1\text{ mA}$

**NOTES:** 1. Only for L-Version.  
2. Only for LL/LV-Version.

**■ CAPACITANCE**

Item	Symbol	Typ.	Max.	Unit	Test Conditions
Input Capacitance	$C_{in}$	—	8	pF	$V_{in} = 0\text{V}$
Input/Output Capacitance	$C_{I/O}$	—	10	pF	$V_{I/O} = 0\text{V}$

**NOTE:** 1. This parameter is sampled and not 100% tested.

**■ AC CHARACTERISTICS** ( $T_A = 0$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ )

**Test Conditions**

Input pulse levels: 2.4V, 0.4V  
 Input rise and fall times: 5 ns  
 Timing measurement level: 2.2V, 0.8V  
 Reference level:  $V_{OH} = 2.0\text{V}$ ,  $V_{OL} = 0.8\text{V}$   
 Output load: 1 TTL and 100 pF

■ AC CHARACTERISTICS ( $T_A = 0$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ )


Item	Symbol	HM658512-8		HM658512-10		HM658512-12		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Random Read or Write Cycle Time	$t_{RC}$	130	—	160	—	190	—	ns	
Chip Enable Access Time	$t_{CEA}$	—	80	—	100	—	120	ns	
Read-Modify-Write Cycle Time	$t_{RWC}$	180	—	220	—	260	—	ns	
Output Enable Access Time	$t_{OEA}$	—	30	—	40	—	50	ns	
Chip Disable to Output in High-Z	$t_{CHZ}$	0	25	0	25	0	30	ns	1
Chip Enable to Output in Low-Z	$t_{CLZ}$	20	—	20	—	20	—	ns	2
Output Disable to Output in High-Z	$t_{OHZ}$	—	25	—	25	—	30	ns	1
Output Enable to Output in Low-Z	$t_{OLZ}$	0	—	0	—	0	—	ns	2
Chip Enable Pulse Width	$t_{CE}$	80 ns	10 $\mu\text{s}$	100 ns	10 $\mu\text{s}$	120 ns	10 $\mu\text{s}$		
Chip Enable Pre-Charge Time	$t_P$	40	—	50	—	60	—	ns	
Address Setup Time	$t_{AS}$	0	—	0	—	0	—	ns	
Address Hold Time	$t_{AH}$	20	—	25	—	30	—	ns	
Read Command Setup Time	$t_{RCS}$	0	—	0	—	0	—	ns	
Read Command Hold Time	$t_{RCH}$	0	—	0	—	0	—	ns	
Write Command Pulse Width	$t_{WP}$	25	—	30	—	35	—	ns	
Chip Enable to End of Write	$t_{CW}$	80	—	100	—	120	—	ns	
Chip Enable to Output Enable Delay Time	$t_{OCD}$	0	—	0	—	0	—	ns	
Output Enable Hold Time	$t_{OHC}$	15	—	15	—	15	—	ns	
Data in to End of Write	$t_{DW}$	20	—	25	—	30	—	ns	
Data in Hold Time for Write	$t_{DH}$	0	—	0	—	0	—	ns	
Output Active From End of Write	$t_{OW}$	5	—	5	—	5	—	ns	2
Write to Output in High-Z	$t_{WHZ}$	—	20	—	25	—	30	ns	1
Transition Time (Rise and Fall)	$t_T$	3	50	3	50	3	50	ns	
Refresh Command Delay Time	$t_{RFD}$	40	—	50	—	60	—	ns	
Refresh Precharge Time	$t_{FP}$	40	—	40	—	40	—	ns	
Refresh Command Pulse Width for Automatic Refresh	$t_{FAP}$	80 ns	8 $\mu\text{s}$	80 ns	8 $\mu\text{s}$	80 ns	8 $\mu\text{s}$		
Automatic Refresh Cycle Time	$t_{FC}$	130	—	160	—	190	—	ns	
Refresh Command Pulse Width for Self Refresh	$t_{FAS}$	8	—	8	—	8	—	$\mu\text{s}$	
Refresh Reset Time From Self Refresh	$t_{RES}$	600	—	600	—	600	—	ns	
Refresh Period	$t_{REF}$	—	32	—	32	—	32	ms	2048 cycle

- NOTES:**
1.  $t_{CHZ}$ ,  $t_{OHZ}$  and  $t_{WHZ}$  are defined as the time at which the output achieves the open circuit condition.
  2.  $t_{CLZ}$ ,  $t_{OLZ}$  and  $t_{OW}$  are sampled under the condition of  $t_T = 5$  ns and not 100% tested.
  3. A write occurs during the overlap of low  $\overline{CE}$  and low  $\overline{WE}$ .
  4. If the  $\overline{CE}$  low transition occurs simultaneously with or later from the  $\overline{WE}$  low transition, the output buffers remain in high impedance state.
  5. In write cycle,  $\overline{OE}$  or  $\overline{WE}$  must disable output buffers prior to applying data to the device and at the end of write cycle data inputs must be floated prior to  $\overline{OE}$  or  $\overline{WE}$  turning on output buffers.
  6. Transition time  $t_T$  is measured between  $V_{IH}$  (min.) and  $V_{IL}$  (max.).
  7. After power-up, pause for more than 100  $\mu\text{s}$  and execute at least 8 initialization cycles, preferably as 8 refresh cycles.
  8. 2048 cycles of burst refresh or distributed automatic refresh must be executed within 15  $\mu\text{s}$  after self refresh, in order to meet the refresh specification of 32 ms and 2048 cycle.




■ TIMING WAVEFORMS


• Read Cycle



• Write Cycle <sup>(1)</sup> ( $\overline{OE}$  High)



• Write Cycle <sup>(2)</sup> ( $\overline{OE}$  Low)




 Not Valid







• Low  $V_{CC}$  Data Retention Timing Waveform



- Notes: 1.  $t_R$  (rise time),  $t_F$  (fall time) of power supply voltage must be smaller than 0.05 V/ms.  
 2. Keep  $\overline{CE} \geq V_{CC} - 0.2 \text{ V}$  during data retention mode.  
 3. Regarding  $t_{RFD}$ ,  $t_{FR}$ ,  $t_{FAS}$  and  $t_{RFS}$ , refer to AC characteristics.



Section 5  
ECL RAM

5

# HM10494 Series

## 16384-word × 4-bit Fully Decoded Random Access Memory

### Description


The HM10494 is ECL 10K compatible, 16384-word by 4-bits read/write random access memory developed for high speed systems such as scratch pads and control/buffer storage.

### Features

- 16384-word × 4-bit organization
- Fully compatible with 10K ECL level
- Address access time: 10/12 ns (max)
- Write pulse width: 6 ns (min)
- Low power dissipation: 800 mW (typ)
- Output obtainable by wired-OR (open emitter)

### Ordering Information

Type No.	Access Time	Package
HM10494-10	10 ns	400 mil 28 pin Cerdip
HM10494-12	12 ns	(DG-28N)
HM10494F-10	10 ns	28 pin Ceramic Flat
HM10494F-12	12 ns	(FG-28D)




### Function Table


Input			Output	Mode
CS	WE	Din		
H	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	×	Dout*1	Read

Notes: ×; Irrelevant \*1; Read Out Noninvert

### Block Diagram



### Pin Arrangement



**Absolute Maximum Ratings** ( $T_a = 25^\circ\text{C}$ )

Item	Symbol	Rating	Unit
Supply Voltage	$V_{EE}$ to $V_{CC}$	+0.5 to -7.0	V
Input Voltage	$V_{in}$	+0.5 to $V_{EE}$	V
Output Current	$I_{out}$	-30	mA
Storage Temperature	$T_{stg}$	-65 to +150	$^\circ\text{C}$
Storage Temperature	$T_{stg}$ (Bias)*1	-55 to +125	$^\circ\text{C}$

Note: \*1; Under Bias

**Electrical Characteristics****DC Characteristics** ( $V_{EE} = -5.2\text{V}$ ,  $R_L = 50\Omega$  to -2.0 V,  $T_a = 0$  to  $+75^\circ\text{C}$ , air flow exceeding 2 m/sec)

Item	Symbol	Min (B)	Typ	Max (A)	Unit	Test Conditions
Output Voltage	$V_{OH}$	-1000	—	-840	mV	$V_{in} = V_{IH\ A}$ or $V_{IL\ B}$
		-960	—	-810		
		-900	—	-720		
	$V_{OL}$	-1870	—	-1665		
		-1850	—	-1650		
		-1830	—	-1625		
Output Threshold Voltage	$V_{OHC}$	-1020	—	—	mV	$V_{in} = V_{IH\ B}$ or $V_{IL\ A}$
		-980	—	—		
		-920	—	—		
	$V_{OLC}$	—	—	-1645		
		—	—	-1630		
		—	—	-1605		
Input Voltage	$V_{IH}$	-1145	—	-840	mV	Guaranteed Input Voltage
		-1105	—	-810		High for All Inputs
		-1045	—	-720		
	$V_{IL}$	-1870	—	-1490		Guaranteed Input Voltage
		-1850	—	-1475		Low for All Inputs
		-1830	—	-1450		
Input Current	$I_{IH}$	—	—	220	$\mu\text{A}$	$V_{in} = V_{IH\ A}$
	$I_{IL}$	0.5	—	170		$V_{in} = V_{IL\ B}$
Supply Current	$I_{EE}$	-180	—	—	mA	All Inputs and Outputs
		-180	—	—		Open

**AC Characteristics** ( $V_{EE} = -5.2\text{V} \pm 5\%$ ,  $T_a = 0$  to  $+75^\circ\text{C}$ , air flow exceeding 2 m/sec)**Read Mode**

Item	Symbol	HM10494-10			HM10494-12			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max		
Chip Select Access Time	$t_{ACS}$	—	—	6	—	—	8	ns	
Chip Select Recovery Time	$t_{RCS}$	—	—	6	—	—	8	ns	
Address Access Time	$t_{AA}$	—	—	10	—	—	12	ns	



**Write Mode**

Item	Symbol	HM10494-10			HM10494-12			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max		
Write Pulse Width	tw	6	—	—	8	—	—	ns	twSA = twSA min
Data Setup Time	twSD	2	—	—	2	—	—	ns	
Data Hold Time	twHD	2	—	—	2	—	—	ns	
Address Setup Time	twSA	2	—	—	2	—	—	ns	tw = tw min
Address Hold Time	twHA	2	—	—	2	—	—	ns	
Chip Select Setup Time	twSCS	2	—	—	2	—	—	ns	
Chip Select Hold Time	twHCS	2	—	—	2	—	—	ns	
Write Disable Time	tws	—	—	6	—	—	8	ns	
Write Recovery Time	twr	—	—	12	—	—	14	ns	

**Rise/Fall Time**

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Output Rise Time	tr	—	2	—	ns	
Output Fall Time	tf	—	2	—	ns	


**Capacitance**

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Input Capacitance	Cin	—	3	—	pF	
Output Capacitance	Cout	—	5	—	pF	




Test Circuit and Waveforms



Loading Condition




Input Pulse



Read Mode



Write Mode



# HM10490 Series

65536-Words × 1-Bit Fully Decoded Random Access Memory

## DESCRIPTION

The HM10490 is ECL 10K compatible, 65536-words by 1-bit read/write random access memory developed for high speed systems such as scratch pads and control/buffer storage.



## FEATURES

- 65536 × 1 Bit Organization
- Fully Compatible with 10K ECL Level
- Address Access Time .....10/12ns (max.)
- Write Pulse Width .....6/8ns (min.)
- Low Power Dissipation .....570mW (typ.)
- Output Obtainable by Wired-OR (Open Emitter)


## ORDERING INFORMATION

Type No.	Access Time	Package
HM10490-10	10ns	300 mil 22 pin Cerdip
HM10490-12	12ns	(DG-22N)

## BLOCK DIAGRAM



## PIN ARRANGEMENT



## FUNCTION TABLE

Input			Output	Mode
$\overline{CS}$	$\overline{WE}$	$D_{in}$		
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	$D_{out}^*$	Read

NOTES: X = Irrelevant;  
\* = Read out noninvert



**■ ABSOLUTE MAXIMUM RATINGS** ( $T_a = 25^\circ\text{C}$ )

Item	Symbol	Rating	Unit
Supply Voltage	$V_{EE}$ to $V_{CC}$	+0.5 to $\Theta 7.0$	V
Input Voltage	$V_{in}$	+0.5 to $V_{EE}$	V
Output Current	$I_{out}$	$\Theta 30$	mA
Storage Temperature	$T_{stg}$	$\Theta 65$ to +150	$^\circ\text{C}$
Storage Temperature	$T_{stg(bias)}$ *	$\Theta 55$ to +125	$^\circ\text{C}$

**NOTE:** \* = Under bias.

**■ DC CHARACTERISTICS** ( $V_{EE} = \Theta 5.2\text{V}$ ,  $R_L = 50\Omega$  to  $\Theta 2.0\text{V}$ ,  $T_a = 0$  to  $+75^\circ\text{C}$ , air flow exceeding 2m/sec.)

Item	Symbol	Test Condition	Min.(B)	Typ.	Max.(A)	Unit	
Output Voltage	$V_{OH}$	$V_{in} = V_{IHA}$ or $V_{ILB}$	$0^\circ\text{C}$	$\Theta 1000$	—	$\Theta 840$	mV
			$+25^\circ\text{C}$	$\Theta 960$	—	$\Theta 810$	
			$+75^\circ\text{C}$	$\Theta 900$	—	$\Theta 720$	
	$V_{OL}$		$0^\circ\text{C}$	$\Theta 1870$	—	$\Theta 1665$	
			$+25^\circ\text{C}$	$\Theta 1850$	—	$\Theta 1650$	
			$+75^\circ\text{C}$	$\Theta 1830$	—	$\Theta 1625$	
Output Threshold Voltage	$V_{OHC}$	$V_{in} = V_{IHB}$ or $V_{ILA}$	$0^\circ\text{C}$	$\Theta 1020$	—	—	mV
			$+25^\circ\text{C}$	$\Theta 980$	—	—	
			$+75^\circ\text{C}$	$\Theta 920$	—	—	
	$V_{OLC}$		$0^\circ\text{C}$	—	—	$\Theta 1645$	
			$+25^\circ\text{C}$	—	—	$\Theta 1630$	
			$+75^\circ\text{C}$	—	—	$\Theta 1605$	
Input Voltage	$V_{IH}$	Guaranteed Input Voltage High for All Inputs	$0^\circ\text{C}$	$\Theta 1145$	—	$\Theta 840$	mV
			$+25^\circ\text{C}$	$\Theta 1105$	—	$\Theta 810$	
			$+75^\circ\text{C}$	$\Theta 1045$	—	$\Theta 720$	
	$V_{IL}$		$0^\circ\text{C}$	$\Theta 1870$	—	$\Theta 1490$	
			$+25^\circ\text{C}$	$\Theta 1850$	—	$\Theta 1475$	
			$+75^\circ\text{C}$	$\Theta 1830$	—	$\Theta 1450$	
Input Current	$I_{IH}$	$V_{in} = V_{IHA}$	0 to $+75^\circ\text{C}$	—	—	220	$\mu\text{A}$
				$I_{IL}$	$V_{in} = V_{ILB}$	0 to $+75^\circ\text{C}$	
	Others	$\Theta 50$	—				
Supply Current	$I_{EE}$	All Inputs and Outputs Open	$0^\circ\text{C}$ , $75^\circ\text{C}$	$\Theta 140$	—	—	mA

**■ AC CHARACTERISTICS** ( $V_{EE} = \Theta 5.2\text{V} \pm 5\%$ ,  $T_a = 0$  to  $+75^\circ\text{C}$ , air flow exceeding 2m/sec.)

**1. Read Mode**

Item	Symbol	Test Condition	HM10490-10			HM10490-12			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
Chip Select Access Time	$t_{ACS}$		—	—	6	—	—	8	ns
Chip Select Recovery Time	$t_{RCS}$		—	—	6	—	—	8	ns
Address Access Time	$t_{AA}$		—	—	10	—	—	12	ns





**2. Write Mode**

Item	Symbol	Test Condition	Min.	Typ.	Max.	Min.	Typ.	Max.	Unit	
Write Pulse Width	$t_w$	$t_{WSA} = t_{WSA} \text{ min.}$	6	—	—	8	—	—	ns	
Data Setup Time	$t_{WSD}$		2	—	—	2	—	—	ns	
Data Hold Time	$t_{WHD}$		2	—	—	2	—	—	ns	
Address Setup Time	$t_{WSA}$		$t_w = t_w \text{ min.}$	2	—	—	2	—	—	ns
Address Hold Time	$t_{WHA}$		2	—	—	2	—	—	ns	
Chip Select Setup Time	$t_{WSCS}$		2	—	—	2	—	—	ns	
Chip Select Hold Time	$t_{WHCS}$		2	—	—	2	—	—	ns	
Write Disable Time	$t_{WS}$		—	—	6	—	—	8	ns	
Write Recovery Time	$t_{WR}$		—	—	12	—	—	14	ns	

**3. Rise/Fall Time**


Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Output Rise Time	$t_r$		—	2	—	ns
Output Fall Time	$t_f$		—	2	—	ns

**4. Capacitance**


Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Input Capacitance	$C_{in}$		—	3	—	pF
Output Capacitance	$C_{out}$		—	5	—	pF

**■ TEST CIRCUIT AND WAVEFORMS**


**1. Loading Condition**




**2. Input Pulse**



3. Read Mode



4. Write Mode



## 262,144 Words × 1-Bit Fully Decoded Random Access Memory

### DESCRIPTION

HM10500-15 is ECL 10K compatible, 262,144-words × 1-bit, read/write random access memory developed for high speed systems such as main memories for super computers.

### FEATURES

- 262,144-words × 1-bit Organization
- Fully Compatible with 10K ECL Level
- Address Access Time . . . . . 15ns (max.)
- Write Pulse Width . . . . . .10ns (min.)
- Low Power Dissipation . . . . . .520mW (typ.)
- Output Obtainable by Wired-OR (Open Emitter)


### ORDERING INFORMATION

Type No.	Access Time	Package
HM10500-15	15ns	300 mil 24 pin Cerdip (DG-24V)


### FUNCTION TABLE

Input			Output	Mode
$\overline{CS}$	$\overline{WE}$	$D_{in}$		
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	$D_{out}^{*1}$	Read


**NOTES:** X = Irrelevant  
 \*1 = Read Out Noninvert



### PIN ARRANGEMENT



■ BLOCK DIAGRAM



**Absolute Maximum Ratings (Ta=25°C)**

Item	Symbol	Rating	Unit
Supply Voltage	$V_{EE}$ to $V_{CC}$	+0.5 to -7.0	V
Input Voltage	$V_{in}$	+0.5 to $V_{EE}$	V
Output Current	$I_{out}$	-30	mA
Storage Temperature	$T_{stg}$	-65 to +150	°C
Storage Temperature	$T_{stg}$ (Bias)*	-55 to +125	°C

\* Under Bias

**Electrical Characteristics**

DC Characteristics ( $V_{EE}=-5.2V$ ,  $R_L=50\Omega$  to  $-2.0V$ ,  $T_a=0$  to  $+75^\circ C$ , air flow exceeding 2m/sec)

Item	Symbol	min (B)	typ	max (A)	Unit	Test Condition	
Output Voltage	$V_{OH}$	-1000	-	-840	mV	$V_{in}=V_{IHA}$ or $V_{ILB}$	0°C
		-960	-	-810			+25°C
		-900	-	-720			+75°C
	$V_{OL}$	-1870	-	-1665			0°C
		-1850	-	-1650			+25°C
		-1830	-	-1625			+75°C
Output Threshold Voltage	$V_{OHC}$	-1020	-	-	mV	$V_{in}=V_{IHB}$ or $V_{ILA}$	0°C
		-980	-	-			+25°C
		-920	-	-			+75°C
	$V_{OLC}$	-	-	-1645			0°C
		-	-	-1630			+25°C
		-	-	-1605			+75°C
Input Voltage	$V_{IH}$	-1145	-	-840	mV	Guaranteed Input Voltage High for All Inputs	0°C
		-1105	-	-810			+25°C
		-1045	-	-720			+75°C
	$V_{IL}$	-1870	-	-1490			0°C
		-1850	-	-1475			+25°C
		-1830	-	-1450			+75°C
Input Current	$I_{IH}$	-	-	220	$\mu A$	$V_{in}=V_{IHA}$ CS	0 to +75°C
	$I_{IL}$	0.5	-	170			Others
Supply Current	$I_{EE}$	-180	-	-	mA	All Inputs and Outputs Open, Test Pin 12	Ta=0°C
		-180	-	-			Ta=75°C

AC Characteristics ( $V_{EE}=-5.2V\pm 5\%$ ,  $T_a=0$  to  $+75^\circ C$ , air flow exceeding 2m/sec)

**Read Mode**

Item	Symbol	min	typ	max	Unit	Test Condition
Chip Select Access Time	$t_{ACS}$	-	-	15	ns	
Chip Select Recovery Time	$t_{RCS}$	-	-	10	ns	
Address Access Time	$t_{AA}$	-	-	15	ns	



**Write Mode**

Item	Symbol	min	typ	max	Unit	Test Condition
Write Pulse Width	$t_W$	10	—	—	ns	$t_{WSA}=2ns$
Data Setup Time	$t_{WSD}$	2	—	—	ns	
Data Hold Time	$t_{WHD}$	3	—	—	ns	
Address Setup Time	$t_{WSA}$	2	—	—	ns	$t_W=10ns$
Address Hold Time	$t_{WHA}$	3	—	—	ns	
Chip Select Setup Time	$t_{WSCS}$	2	—	—	ns	
Chip Select Hold Time	$t_{WHCS}$	3	—	—	ns	
Write Disable Time	$t_{WS}$	—	—	10	ns	
Write Recovery Time	$t_{WR}$	—	—	18	ns	


**Rise/Fall Time**

Item	Symbol	min	typ	max	Unit	Test Condition
Output Rise Time	$t_r$	—	2	—	ns	
Output Fall Time	$t_f$	—	2	—	ns	

**Capacitance**

Item	Symbol	min	typ	max	Unit	Test Condition
Input Capacitance	$C_{in}$	—	3	—	pF	
Output Capacitance	$C_{out}$	—	5	—	pF	

Test Circuit and Waveforms



# HM100494 Series

## 16384-word × 4-bit Fully Decoded Random Access Memory

### Description


The HM100494 is ECL 100K compatible, 16384-word by 4-bits read/write random access memory developed for high speed systems such as scratch pads and control/buffer storage.

### Features

- 16384-word × 4-bit organization
- Fully compatible with 100K ECL level
- Address access time: 10/12 ns (max)
- Write pulse width: 6 ns (min)
- Low power dissipation: 650 mW (typ)
- Output obtainable by wired-OR (open emitter)

### Ordering Information

Type No.	Access Time	Package
HM100494-10	10 ns	400 mil 28-pin Cerdip
HM100494-12	12 ns	(DG-28N)
HM100494F-10	10 ns	28-pin Ceramic Flat
HM100494F-12	12 ns	(FG-28D)




### Function Table


Input			Output	Mode
CS	WE	Din		
H	×	×	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	×	Dout*1	Read

Notes: ×; Irrelevant \*1; Read Out Noninvert

### Block Diagram



### Pin Arrangement





**Absolute Maximum Ratings** (Ta = 25°C)

Item	Symbol	Rating	Unit
Supply Voltage	V <sub>EE</sub> to V <sub>CC</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>in</sub>	+0.5 to V <sub>EE</sub>	V
Output Current	I <sub>out</sub>	-30	mA
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C
Storage Temperature	T <sub>stg</sub> (Bias) <sup>1*</sup>	-55 to +125	°C

Note: \*1: Under Bias

**Electrical Characteristics****DC Characteristics** (V<sub>EE</sub> = -4.5 V, R<sub>L</sub> = 50Ω to -2.0 V, Ta = 0 to +85°C, air flow exceeding 2 m/sec)

Item	Symbol	Min (B)	Typ	Max (A)	Unit	Test Condition
Output Voltage	V <sub>OH</sub>	-1025	-955	-880	mV	V <sub>in</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>
	V <sub>OL</sub>	-1810	-1715	-1620	mV	
Output Threshold Voltage	V <sub>OHC</sub>	-1035	—	—	mV	V <sub>in</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>
	V <sub>OLC</sub>	—	—	-1610	mV	
Input Voltage	V <sub>IH</sub>	-1165	—	-880	mV	Guaranteed Input Voltage High/Low for All Inputs
	V <sub>IL</sub>	-1810	—	-1475	mV	
Input Current	I <sub>IH</sub>	—	—	220	μA	V <sub>in</sub> = V <sub>IHA</sub>
	I <sub>IL</sub>	0.5	—	170	μA	V <sub>in</sub> = V <sub>ILB</sub> CS Others
Supply Current	I <sub>EE</sub>	-180	—	—	mA	All Inputs and Outputs Open

**AC Characteristics** (V<sub>EE</sub> = -4.5 V ± 5%, Ta = 0 to +85°C, air flow exceeding 2 m/sec)**Read Mode**

Item	Symbol	HM100494-10			HM100494-12			Unit	Test Condition
		Min	Typ	Max	Min	Typ	Max		
Chip Select Access Time	t <sub>ACS</sub>	—	—	6	—	—	8	ns	
Chip Select Recovery Time	t <sub>RCS</sub>	—	—	6	—	—	8	ns	
Address Access Time	t <sub>AA</sub>	—	—	10	—	—	12	ns	

**Write Mode**

Item	Symbol	HM100494-10			HM100494-12			Unit	Test Condition
		Min	Typ	Max	Min	Typ	Max		
Write Pulse Width	t <sub>w</sub>	6	—	—	8	—	—	ns	t <sub>WSA</sub> = t <sub>WSA</sub> min
Data Setup Time	t <sub>WSD</sub>	2	—	—	2	—	—	ns	
Data Hold Time	t <sub>WHD</sub>	2	—	—	2	—	—	ns	
Address Setup Time	t <sub>WSA</sub>	2	—	—	2	—	—	ns	t <sub>w</sub> = t <sub>w</sub> min
Address Hold Time	t <sub>WHA</sub>	2	—	—	2	—	—	ns	
Chip Select Setup Time	t <sub>WSCS</sub>	2	—	—	2	—	—	ns	
Chip Select Hold Time	t <sub>WHCS</sub>	2	—	—	2	—	—	ns	
Write Disable Time	t <sub>WS</sub>	—	—	6	—	—	8	ns	
Write Recovery Time	t <sub>WR</sub>	—	—	12	—	—	14	ns	




**Rise/Fall Time**

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Output Rise Time	tr	—	2	—	ns	
Output Fall Time	tf	—	2	—	ns	

**Capacitance**

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Input Capacitance	Cin	—	3	—	pF	
Output Capacitance	Cout	—	5	—	pF	

**Test Circuit and Waveforms**



## 65,536-Words x 4-Bit Random Access Memory

### DESCRIPTION

The Hitachi HM100504 is ECL 100k compatible, 65,536 words by 4 bits read/write random access memory developed for high speed systems such as cache and control/buffer storage.

### FEATURES

- 65,536-words x 4 bit organization
- Fully compatible with 100k ECL level
- 0.8  $\mu\text{m}$  Hi-BiCMOS process
- Address access time: 10/12 ns (max.)
- Write pulse width: 7/9 ns (min.)
- Low power dissipation: 500 mW (typ.)
- Output obtainable by wired-OR (open emitter)



### ORDERING INFORMATION

Type No.	Access Time	Package
HM100504F-10	10 ns	28 pin Ceramic Flat (30 mil Lead Pitch)
HM100504F-12	12 ns	FG-28DA


### PIN DESCRIPTION

Pin Name	Function
A0-A15	Address Input
D10-D13	Data Input
D00-D03	Data Output
$\overline{\text{WE}}$	Write Enable
$\overline{\text{CS}}$	Chip Select
VCC	Ground
VEE	Supply Voltage

### BLOCK DIAGRAM



### PIN ARRANGEMENT



## ■ FUNCTION TABLE

Input			Output	Mode
$\overline{CS}$	$\overline{WE}$	D <sub>in</sub>		
H	X <sup>1</sup>	X <sup>1</sup>	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X <sup>1</sup>	D <sub>out</sub> <sup>2</sup>	Read

Notes: 1. Irrelevant  
2. Read Out Noninvert

## ■ ABSOLUTE MAXIMUM RATING (T<sub>a</sub> = 25°C)

Item	Symbol	Rating	Unit
Supply Voltage	V <sub>EE</sub> to V <sub>CC</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>in</sub>	+0.5 to V <sub>EE</sub>	V
Output Current	I <sub>out</sub>	-30	mA
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C
Storage Temperature	T <sub>stg</sub> (bias) <sup>1</sup>	-55 to +125	°C

Note: 1. Under bias (V<sub>EE</sub> = 6.0V min.)

## ■ ELECTRICAL CHARACTERISTICS

### • DC Characteristics (V<sub>EE</sub> = -4.5V, R<sub>L</sub> = 50Ω to -2.0V, T<sub>C</sub> = 0 to +85°C)

Item	Symbol	Min (B)	Typ	Max (A)	Unit	Test Condition
Output Voltage	V <sub>OH</sub>	-1025	-955	-880	mV	V <sub>in</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>
	V <sub>OL</sub>	-1810	-1715	-1620	mV	
Output Threshold Voltage	V <sub>OHC</sub>	-1035	—	—	mV	V <sub>in</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>
	V <sub>OLC</sub>	—	—	-1610	mV	
Input Voltage	V <sub>IH</sub>	-1165	—	-880	mV	Guaranteed Input Voltage High/Low for All Inputs
	V <sub>IL</sub>	-1810	—	-1475	mV	
Input Current	I <sub>IH</sub>	—	—	220	μA	V <sub>in</sub> = V <sub>IHA</sub>
	I <sub>IL</sub>	0.5	—	170	μA	V <sub>in</sub> = V <sub>ILB</sub> ( $\overline{CS}$ )
		-50	—	—	μA	V <sub>in</sub> = V <sub>ILB</sub> (Others)
Supply Current	I <sub>EE</sub>	-180	—	—	mA	All Inputs and Outputs Open

### ■ AC CHARACTERISTICS (V<sub>EE</sub> = -4.5V ± 5%, T<sub>C</sub> = 0 to +85°C)

#### • Read Mode

Item	Symbol	HM100504-10			HM100504-12			Unit	Test Condition
		Min	Typ	Max	Min	Typ	Max		
Chip Select Access Time	t <sub>ACS</sub>	—	—	6	—	—	7	ns	
Chip Select Recovery Time	t <sub>RCS</sub>	—	—	6	—	—	7	ns	
Address Access Time	t <sub>AA</sub>	—	—	10	—	—	12	ns	



• Write Mode

Item	Symbol	HM100504-10			HM100504-12			Unit	Test Condition
		Min	Typ	Max	Min	Typ	Max		
Write Pulse Width	tW	7	—	—	9	—	—	ns	tWSA = tWSA min
Data Setup Time	tWSD	1	—	—	1	—	—	ns	
Data Hold Time	tWHD	1	—	—	1	—	—	ns	
Address Setup Time	tWSA	1	—	—	1	—	—	ns	tW = tW min
Address Hold Time	tWHA	2	—	—	2	—	—	ns	
Chip Select Setup Time	tWSCS	1	—	—	1	—	—	ns	
Chip Select Hold Time	tWHCS	1	—	—	1	—	—	ns	
Write Disable Time	tWS	—	—	6	—	—	6	ns	
Write Recovery Time	tWR	—	—	12	—	—	14	ns	

• Rise/Fall Time


Item	Symbol	Min	Typ	Max	Unit	Test Condition
Output Rise Time	t <sub>r</sub>	—	2	—	ns	
Output Fall Time	t <sub>f</sub>	—	2	—	ns	

• Capacitance

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Input Capacitance	C <sub>in</sub>	3	pF			
Output Capacitance	C <sub>OUT</sub>	5	pF			


■ TEST CIRCUIT AND WAVEFORMS

1. Loading Condition




R<sub>L</sub> = 50Ω  
 C<sub>L</sub> = 30pF  
 ( Includes probe and jig capacitance)

2. Input Pulse




■ TIMING WAVEFORM

3. Read Mode



4. Write Mode



## 262,144-Word × 1-Bit Fully Decoded Random Access Memory

### DESCRIPTION

The HM100500CG-18 is ECL 100K compatible, 262,144-word × 1-bit, read/write random access memory developed for high speed systems such as main memories for super computers.

### FEATURES

- 262,144-Word × 1-Bit Organization
- Fully Compatible with 100K ECL Level
- Address Access Time . . . . . 18ns (max.)
- Write Pulse Width . . . . . 10ns (min.)
- Low Power Dissipation . . . . . 500mW (typ.)
- Output Obtainable by Wired-OR (Open Emitter)

### ORDERING INFORMATION


Type No.	Access Time	Package
HM100500-18	18ns	24 pin CERDIP (DG-24V)
HM100500CG-18	18ns	28 pin LCC (CG-28B)
HM100500F-18	18ns	24 pin Ceramic Flat (FG-24A)

### FUNCTION TABLE

Input			Output	Mode
$\overline{CS}$	$\overline{WE}$	D <sub>in</sub>		
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	D <sub>out</sub> *1	Read


NOTES: X = Irrelevant

\*1 = Read Out Noninvert







BLOCK DIAGRAM



Pin Arrangement



**Absolute Maximum Ratings (Ta = 25°C)**

Item	Symbol	Rating	Unit
Supply Voltage	V <sub>EE</sub> to V <sub>CC</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>in</sub>	+0.5 to V <sub>EE</sub>	V
Output Current	I <sub>out</sub>	-30	mA
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C
Storage Temperature	T <sub>stg</sub> (Bias)*1	-55 to +125	°C

Note: \*1; Under Bias

**Electrical Characteristics**

**DC Characteristics (V<sub>EE</sub> = -4.5 V, R<sub>L</sub> = 50Ω to -2.0 V, Ta = 0 to +85°C, air flow exceeding 2 m/sec)**

Item	Symbol	Min (B)	Typ	Max (A)	Unit	Test Conditions
Output Voltage	V <sub>OH</sub>	-1025	-955	-880	mV	V <sub>in</sub> = V <sub>BHA</sub> or V <sub>LB</sub>
	V <sub>OL</sub>	-1810	-1715	-1620	mV	
Output Threshold Voltage	V <sub>OHC</sub>	-1035	—	—	mV	V <sub>in</sub> = V <sub>BHB</sub> or V <sub>LA</sub>
	V <sub>OLC</sub>	—	—	-1610	mV	
Input Voltage	V <sub>HI</sub>	-1165	—	-880	mV	Guaranteed Input Voltage High/Low for All Inputs
	V <sub>LI</sub>	-1810	—	-1475	mV	
Input Current	I <sub>HI</sub>	—	—	220	μA	V <sub>in</sub> = V <sub>BHA</sub>
	I <sub>LI</sub>	0.5	—	170	μA	V <sub>in</sub> = V <sub>LB</sub> CS Others
Supply Current	I <sub>EE</sub>	-160	—	—	mA	All Inputs and Outputs Open

**AC Characteristics (V<sub>EE</sub> = -4.5 V ± 5%, Ta = 0 to +85°C, air flow exceeding 2 m/sec)**

**Read Mode**

Item	Symbol	Min	Typ	CG-18 Max	F-18 Max	Unit	Test Conditions
Chip Select Access Time	t <sub>ACS</sub>	—	—	18	15	ns	
Chip Select Recovery Time	t <sub>RCS</sub>	—	—	18	10	ns	
Address Access Time	t <sub>AA</sub>	—	—	18	18	ns	

**Write Mode**

Item	Symbol	Min	Typ	CG-18 Max	F-18 Max	Unit	Test Conditions
Write Pulse Width	t <sub>w</sub>	10	—	—	—	ns	t <sub>WSA</sub> = 2 ns
Data Setup Time	t <sub>WSD</sub>	2	—	—	—	ns	
Data Hold Time	t <sub>WHD</sub>	3	—	—	—	ns	
Address Setup Time	t <sub>WSA</sub>	2	—	—	—	ns	t <sub>w</sub> = 10 ns
Address Hold Time	t <sub>WHA</sub>	3	—	—	—	ns	
Chip Select Setup Time	t <sub>WSCS</sub>	2	—	—	—	ns	
Chip Select Hold Time	t <sub>WHCS</sub>	3	—	—	—	ns	
Write Disable Time	t <sub>WS</sub>	—	—	15	10	ns	
Write Recovery Time	t <sub>WR</sub>	—	—	21	21	ns	




**Rise/Fall Time**

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Output Rise Time	$t_r$	—	2	—	ns	
Output Fall Time	$t_f$	—	2	—	ns	

**Capacitance**

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Input Capacitance	$C_{in}$	—	3	—	pF	
Output Capacitance	$C_{out}$	—	5	—	pF	

**Test Circuit and Waveforms**



## 262,144-words x 4-bit Fully Decoded Random Access Memory



### DESCRIPTION

The HM100514 is ECL 100k compatible, 262,144-words by 4-bits read/write random access memory developed for high speed systems such as scratch pads and control/buffer storage.


### FEATURES

- 262,144 x 4-bit organization
- Fully compatible with 100k ECL level
- Address access time: 15 ns (max.)
- Write pulse width: 9 ns (min.)
- Low power dissipation: 800 mW (typ.)
- Output obtainable by wired-OR (open emitter)

### BLOCK DIAGRAM



### PIN ARRANGEMENT



### PIN DESCRIPTION

Pin Name	Function
A0-A17	Address Input
D10-D13	Data Input
DO0-DO3	Data Output
WE	Write Enable
CS	Chip Select
VCC	Ground
VEE	Supply Voltage



## ■ TRUTH TABLE

Input			Output	Mode
$\overline{CS}$	$\overline{WE}$	D <sub>in</sub>		
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	D <sub>out</sub> *	Read

Notes: X: Irrelevant

\*: Read Out Noninvert

## ■ ABSOLUTE MAXIMUM RATING (T<sub>a</sub> = 25°C)

Item	Symbol	Rating	Unit
Supply Voltage	V <sub>EE</sub> to V <sub>CC</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>in</sub>	+0.5 to V <sub>EE</sub>	V
Output Current	I <sub>out</sub>	-30	mA
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C
Storage Temperature	T <sub>stg</sub> (bias)*	-55 to +125	°C

Note: 1. Under bias (V<sub>EE</sub> = 6.0V min.)

## ■ ELECTRICAL CHARACTERISTICS

### • DC Characteristics (V<sub>EE</sub> = -4.5V, R<sub>L</sub> = 50Ω to -2.0V, T<sub>C</sub> = 0 to +85°C)<sup>2</sup>

Item	Symbol	Min (B)	Typ	Max (A)	Unit	Test Condition
Output Voltage	V <sub>OH</sub>	-1025	-955	-880	mV	V <sub>in</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>
	V <sub>OL</sub>	-1810	-1715	-1620	mV	
Output Threshold Voltage	V <sub>OHC</sub>	-1035	—	—	mV	V <sub>in</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>
	V <sub>OLC</sub>	—	—	-1610	mV	
Input Voltage	V <sub>IH</sub>	-1165	—	-880	mV	Guaranteed Input Voltage High/Low for All Inputs
	V <sub>IL</sub>	-1810	—	-1475	mV	
Input Current	I <sub>IH</sub>	—	—	220	μA	V <sub>in</sub> = V <sub>IHA</sub>
	I <sub>IL</sub>	0.5	—	170	μA	V <sub>in</sub> = V <sub>ILB</sub> ( $\overline{CS}$ )
		-50	—	—	—	μA
Supply Current	I <sub>EE</sub>	-180	—	—	mA	All Outputs Open

### ■ AC CHARACTERISTICS (V<sub>EE</sub> = -4.5V ± 5%, T<sub>C</sub> = 0 to +85°C)<sup>2</sup>

#### • Read Mode

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Chip Select Access Time	t <sub>ACS</sub>	—	—	10	ns	
Chip Select Recovery Time	t <sub>RCS</sub>	—	—	10	ns	
Address Access Time	t <sub>AA</sub>	—	—	15	ns	

• Write Mode

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Write Pulse Width	tW	9	—	—	ns	tWSA = tWSA min
Data Setup Time	tWSD	2	—	—	ns	
Data Hold Time	tWHD	2	—	—	ns	
Address Setup Time	tWSA	2	—	—	ns	tW = tW min
Address Hold Time	tWHA	2	—	—	ns	
Chip Select Setup Time	tWSCS	2	—	—	ns	
Chip Select Hold Time	tWHCS	2	—	—	ns	
Write Disable Time	tWS	—	—	15	ns	
Write Recovery Time	tWR	—	—	17	ns	

• Rise/Fall Time


Item	Symbol	Min	Typ	Max	Unit	Test Condition
Output Rise Time	t <sub>r</sub>	—	1	—	ns	
Output Fall Time	t <sub>f</sub>	—	1	—	ns	

• Capacitance


Item	Symbol	Min	Typ	Max	Unit	Test Condition
Input Capacitance	C <sub>in</sub>	—	3	—	pF	
Output Capacitance	C <sub>OUT</sub>	—	5	—	pF	

■ TEST CIRCUIT AND WAVEFORMS


• Loading Condition




• Input Pulse



• Read Mode



• Write Mode





# HM100510 Series

Preliminary

## 1,048,576-words x 1-Bit Random Access Memory

### DESCRIPTION

The Hitachi HM100510 is ECL 100k compatible, 1,048,576 words by 1 bit read/write random access memory developed for high speed systems.

### FEATURES


- 1,048,576-words x 1 bit organization
- Fully compatible with 100k ECL level
- 0.8  $\mu\text{m}$  Hi-BiCMOS process
- Address access time: 15 ns (max.)
- Write pulse width: 9 ns (min.)
- Low power dissipation: 700 mW (typ.)
- Output obtainable by wired-OR (open emitter)

### ORDERING INFORMATION


Type No.	Access Time	Package
HM100510F-15	15 ns	28 pin Ceramic Flat (30 mil Lead Pitch) (FG-28DB)

### PIN DESCRIPTION


Pin Name	Function
A0-A19	Address Input
D <sub>I</sub>	Data Input
D <sub>O</sub>	Data Output
$\overline{\text{WE}}$	Write Enable
$\overline{\text{CS}}$	Chip Select
V <sub>CC</sub>	Ground
V <sub>EE</sub>	Supply Voltage



### PIN ARRANGEMENT



### BLOCK DIAGRAM



## FUNCTION TABLE

Input			Output	Mode
$\overline{CS}$	$\overline{WE}$	$D_{in}$		
H	X <sup>1</sup>	X <sup>1</sup>	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X <sup>1</sup>	D <sub>out</sub> <sup>2</sup>	Read

Notes: 1. Irrelevant  
2. Read Out Noninvert

## ABSOLUTE MAXIMUM RATING (T<sub>a</sub> = 25°C)

Item	Symbol	Rating	Unit
Supply Voltage	V <sub>EE</sub> to V <sub>CC</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>in</sub>	+0.5 to V <sub>EE</sub>	V
Output Current	I <sub>out</sub>	-30	mA
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C
Storage Temperature	T <sub>stg</sub> (bias) <sup>1</sup>	-55 to +125	°C

Note: 1. Under bias (V<sub>EE</sub> = -6.0V min.)

## ELECTRICAL CHARACTERISTICS

### DC Characteristics (V<sub>EE</sub> = -4.5V, R<sub>L</sub> = 50Ω to -2.0V, T<sub>C</sub> = 0 to +85°C)

Item	Symbol	Min (B)	Typ	Max (A)	Unit	Test Condition
Output Voltage	V <sub>OH</sub>	-1025	-955	-880	mV	V <sub>in</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>
	V <sub>OL</sub>	-1810	-1715	-1620	mV	
Output Threshold Voltage	V <sub>OHC</sub>	-1035	—	—	mV	V <sub>in</sub> = V <sub>IHB</sub> or V <sub>IJA</sub>
	V <sub>OLC</sub>	—	—	-1610	mV	
Input Voltage	V <sub>IH</sub>	-1165	—	-880	mV	Guaranteed Input Voltage High/Low for All Inputs
	V <sub>IL</sub>	-1810	—	-1475	mV	
Input Current	I <sub>IH</sub>	—	—	220	μA	V <sub>in</sub> = V <sub>IHA</sub>
	I <sub>IL</sub>	0.5	—	170	μA	V <sub>in</sub> = V <sub>ILB</sub> ( $\overline{CS}$ )
		-50	—	—	—	μA
Supply Current	I <sub>EE</sub>	-180	—	—	mA	All Outputs Open

### AC CHARACTERISTICS (V<sub>EE</sub> = -4.5V ± 5%, T<sub>C</sub> = 0 to +85°C)

#### Read Mode

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Chip Select Access Time	t <sub>ACS</sub>	—	—	10	ns	
Chip Select Recovery Time	t <sub>RCS</sub>	—	—	10	ns	
Address Access Time	t <sub>AA</sub>	—	—	15	ns	



• Write Mode

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Write Pulse Width	tW	9	—	—	ns	tWSA = tWSA min
Data Setup Time	tWSD	3	—	—	ns	
Data Hold	tWHD	3	—	—	ns	
Address Setup Time	tWSA	3	—	—	ns	tW = tW min
Address Hold Time	tWHA	3	—	—	ns	
Chip Select Setup Time	tWSCS	3	—	—	ns	
Chip Select Hold Time	tWHCS	3	—	—	ns	
Write Disable Time	tWS	—	—	15	ns	
Write Recovery Time	tWR	—	—	18	ns	


• Rise/Fall Time

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Output Rise Time	t <sub>r</sub>	—	1.5	—	ns	
Output Fall Time	t <sub>f</sub>	—	1.5	—	ns	


• Capacitance

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Input Capacitance	C <sub>in</sub>	—	3	—	pF	
Output Capacitance	C <sub>OUT</sub>	—	5	—	pF	

■ AC TEST CONDITION




■ INPUT PULSE




■ TIMING WAVEFORM

• Read



• Write



# HM101494 Series

16384-Words × 4-Bit Fully Decoded Random Access Memory

## DESCRIPTION

The HM101494 is ECL 100K compatible, 16384-words by 4-bits read/write random access memory developed for high speed systems such as scratch pads and control/buffer storage.



## FEATURES

- 16384 × 4 Bit Organization
- Fully Compatible with 100K ECL Level
- Address Access Time ..... 10/12ns (max.)
- Write Pulse Width ..... 6/8ns (min.)
- Low Power Dissipation ..... 750mW (typ.)
- Output Obtainable by Wired-OR (Open Emitter)


## ORDERING INFORMATION

Type No.	Access Time	Package
HM101494-10	10ns	400 mil 28 pin Cerdip
HM101494-12	12ns	(DG-28N)
HM101494F-10	10ns	28 pin Ceramic Flat
HM101494F-12	12ns	(FG-28D)

## BLOCK DIAGRAM



## PIN ARRANGEMENT



## FUNCTION TABLE

Input			Output	Mode
CS	WE	D <sub>in</sub>		
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	D <sub>out</sub> *	Read

NOTES: X = Irrelevant;  
\* = Read out noninvert



## ■ ABSOLUTE MAXIMUM RATINGS ( $T_a = 25^\circ\text{C}$ )

Item	Symbol	Rating	Unit
Supply Voltage	$V_{EE}$ to $V_{CC}$	+0.5 to $\Theta 7.0$	V
Input Voltage	$V_{in}$	+0.5 to $V_{EE}$	V
Output Current	$I_{out}$	$\Theta 30$	mA
Storage Temperature	$T_{stg}$	$\Theta 65$ to +150	$^\circ\text{C}$
Storage Temperature	$T_{stg(bias)}^{(1)}$	$\Theta 55$ to +125	$^\circ\text{C}$

- NOTES:**
- Under bias.
  - Ceramic flat ...  $T_C$ , Cerdip ...  $T_a$ .

## ■ ELECTRICAL CHARACTERISTICS

- DC Characteristics** ( $V_{EE} = -5.2\text{V}$ ,  $R_L = 50\Omega$  to  $-2.0\text{V}^{(2)}$ ,  $T_a = 0$  to  $+85^\circ\text{C}$ , air flow exceeding 2m/sec.<sup>(2)</sup>,  $T_C = 0$  to  $+85^\circ\text{C}$ )

Item	Symbol	Test Condition	Min.(B)	Typ.	Max.(A)	Unit
Output Voltage	$V_{OH}$	$V_{in} = V_{IHA}$ or $V_{ILB}$	$\Theta 1025$	$\Theta 955$	$\Theta 880$	mV
	$V_{OL}$		$\Theta 1810$	$\Theta 1715$	$\Theta 1620$	mV
Output Threshold Voltage	$V_{OHC}$	$V_{in} = V_{IHB}$ or $V_{ILA}$	$\Theta 1035$	—	—	mV
	$V_{OLC}$		—	—	$\Theta 1610$	mV
Input Voltage	$V_{IH}$	Guaranteed Input Voltage High/Low for All Inputs	$\Theta 1165$	—	$\Theta 880$	mV
	$V_{IL}$		$\Theta 1810$	—	$\Theta 1475$	mV
Input Current	$I_{IH}$	$V_{in} = V_{IHA}$	—	—	220	$\mu\text{A}$
	$I_{IL}$	$V_{in} = V_{ILB}$	$\overline{\text{CS}}$	0.5	—	170
Others			$\Theta 50$	—	—	
Supply Current	$I_{EE}$	All Inputs and Outputs Open	$\Theta 180$	—	—	mA

- AC Characteristics** ( $V_{EE} = -5.2\text{V} \pm 5\%^{(2)}$ ,  $T_a = 0$  to  $+85^\circ\text{C}$ , air flow exceeding 2m/sec.<sup>(2)</sup>,  $T_C = 0$  to  $+85^\circ\text{C}$ )

### 1. Read Mode

Item	Symbol	Test Condition	HM101494-10			HM101494-12			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
Chip Select Access Time	$t_{ACS}$		—	—	6	—	—	8	ns
Chip Select Recovery Time	$t_{RCS}$		—	—	6	—	—	8	ns
Address Access Time	$t_{AA}$		—	—	10	—	—	12	ns

### 2. Write Mode

Item	Symbol	Test Condition	HM101494-10			HM101494-12			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
Write Pulse Width	$t_W$	$t_{WSA} = t_{WSA \text{ min.}}$	6	—	—	8	—	—	ns
Data Setup Time	$t_{WSD}$		2	—	—	2	—	—	ns
Data Hold Time	$t_{WHD}$		2	—	—	2	—	—	ns
Address Setup Time	$t_{WSA}$	$t_W = t_W \text{ min.}$	2	—	—	2	—	—	ns
Address Hold Time	$t_{WHA}$		2	—	—	2	—	—	ns
Chip Select Setup Time	$t_{WSCS}$		2	—	—	2	—	—	ns
Chip Select Hold Time	$t_{WHCS}$		2	—	—	2	—	—	ns
Write Disable Time	$t_{WS}$		—	—	6	—	—	8	ns
Write Recovery Time	$t_{WR}$		—	—	12	—	—	14	ns



**3. Rise/Fall Time**


Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Output Rise Time	$t_r$		—	2	—	ns
Output Fall Time	$t_f$		—	2	—	ns

**4. Capacitance**


Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Input Capacitance	$C_{in}$	$\overline{WE}$ , $\overline{CS}$ , $D_{11}$ , $D_{12}$	—	5	—	pF
		Others	—	3	—	pF
Output Capacitance	$C_{out}$		—	3	—	pF

**■ TEST CIRCUIT AND WAVEFORMS**



**1. Loading Condition**




**2. Input Pulse**



**3. Read Mode**



4. Write Mode





# HM101490 Series

65536-Words × 1-Bit Fully Decoded Random Access Memory

## DESCRIPTION

The HM101490 is ECL 100K compatible, 65536-words by 1-bit read/write random access memory developed for high speed systems such as scratch pads and control/buffer storage.



## FEATURES

- 65536 × 1 Bit Organization
- Fully Compatible with 100K ECL Level
- Address Access Time .....10/12ns (max.)
- Write Pulse Width .....6/8ns (min.)
- Low Power Dissipation .....570mW (typ.)
- Output Obtainable by Wired-OR (Open Emitter)


## ORDERING INFORMATION

Type No.	Access Time	Package
HM101490-10	10ns	300 mil 22 pin Cerdip
HM101490-12	12ns	(DG-22N)

## BLOCK DIAGRAM



## PIN ARRANGEMENT



## FUNCTION TABLE

Input			Output	Mode
$\overline{\text{CS}}$	$\overline{\text{WE}}$	D <sub>in</sub>		
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	D <sub>out</sub> *	Read

NOTES: X = Irrelevant;  
\* = Read out noninvert



### ■ ABSOLUTE MAXIMUM RATINGS ( $T_a = 25^\circ\text{C}$ )

Item	Symbol	Rating	Unit
Supply Voltage	$V_{EE}$ to $V_{CC}$	+0.5 to $\Theta 7.0$	V
Input Voltage	$V_{in}$	+0.5 to $\Theta 3.0$	V
Output Current	$I_{out}$	$\Theta 30$	mA
Storage Temperature	$T_{stg}$	$\Theta 65$ to +150	$^\circ\text{C}$
Storage Temperature	$T_{stg}(\text{under bias})$	$\Theta 55$ to +125	$^\circ\text{C}$

### ■ ELECTRICAL CHARACTERISTICS

- **DC Characteristics** ( $V_{EE} = -5.2\text{V}$ ,  $R_L = 50\Omega$  to  $-2.0\text{V}$ ,  $T_a = 0$  to  $+85^\circ\text{C}$ , air flow exceeding 2m/sec.)

Item	Symbol	Test Condition	Min.(B)	Typ.	Max.(A)	Unit	
Output Voltage	$V_{OH}$	$V_{in} = V_{IHA}$ or $V_{ILB}$	$\Theta 1025$	$\Theta 955$	$\Theta 880$	mV	
	$V_{OL}$		$\Theta 1810$	$\Theta 1715$	$\Theta 1620$	mV	
Output Threshold Voltage	$V_{OHC}$	$V_{in} = V_{IHB}$ or $V_{ILA}$	$\Theta 1035$	—	—	mV	
	$V_{OLC}$		—	—	$\Theta 1610$	mV	
Input Voltage	$V_{IH}$	Guaranteed Input Voltage High/Low for All Inputs	$\Theta 1165$	—	$\Theta 880$	mV	
	$V_{IL}$		$\Theta 1810$	—	$\Theta 1475$	mV	
Input Current	$I_{IH}$	$V_{in} = V_{IHA}$	—	—	220	$\mu\text{A}$	
	$I_{IL}$	$V_{in} = V_{ILB}$	$\overline{\text{CS}}$	0.5	—	170	$\mu\text{A}$
			Others	$\Theta 50$	—	—	
Supply Current	$I_{EE}$	All Inputs and Outputs Open	$\Theta 140$	—	—	mA	

- **AC Characteristics** ( $V_{EE} = -5.2\text{V} \pm 5\%$ ,  $T_a = 0$  to  $+85^\circ\text{C}$ , air flow exceeding 2m/sec.)

#### 1. Read Mode

Item	Symbol	Test Condition	HM101490-10			HM101490-12			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
Chip Select Access Time	$t_{ACS}$		—	—	6	—	—	8	ns
Chip Select Recovery Time	$t_{RCS}$		—	—	6	—	—	8	ns
Address Access Time	$t_{AA}$		—	—	10	—	—	12	ns

#### 2. Write Mode

Item	Symbol	Test Condition	HM101490-10			HM101490-12			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
Write Pulse Width	$t_w$	$t_{WSA} = t_{WSA} \text{ min.}$	6	—	—	8	—	—	ns
Data Setup Time	$t_{WSD}$		2	—	—	2	—	—	ns
Data Hold Time	$t_{WHD}$		2	—	—	2	—	—	ns
Address Setup Time	$t_{WSA}$	$t_w = t_w \text{ min.}$	2	—	—	2	—	—	ns
Address Hold Time	$t_{WHA}$		2	—	—	2	—	—	ns
Chip Select Setup Time	$t_{WSCS}$		2	—	—	2	—	—	ns
Chip Select Hold Time	$t_{WHCS}$		2	—	—	2	—	—	ns
Write Disable Time	$t_{WS}$		—	—	6	—	—	8	ns
Write Recovery Time	$t_{WR}$		—	—	12	—	—	14	ns

**3. Rise/Fall Time**


Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Output Rise Time	$t_r$		—	2	—	ns
Output Fall Time	$t_f$		—	2	—	ns

**4. Capacitance**


Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Input Capacitance	$C_{in}$		—	3	—	pF
Output Capacitance	$C_{out}$		—	5	—	pF

**■ TEST CIRCUIT AND WAVEFORMS**



**1. Loading Condition**




**2. Input Pulse**



**3. Read Mode**



4. Write Mode



## 65,536-Words x 4-Bit Random Access Memory

### DESCRIPTION

The Hitachi HM101504 is ECL 100k compatible, 65,536 words by 4 bits read/write random access memory developed for high speed systems such as cache and control/buffer storage.

### FEATURES


- 65,536-words x 4 bit organization
- Fully compatible with 100k ECL level
- 0.8  $\mu$ m Hi-BiCMOS process
- Address access time: 10/12 ns (max.)
- Write pulse width: 7/9 ns (min.)
- Low power dissipation: 500 mW (typ.)
- Output obtainable by wired-OR (open emitter)

### ORDERING INFORMATION


Type No.	Cycle Time	Package
HM101504F-10	10 ns	400 mil 32 pin
HM101504F-12	12 ns	Plastic SOJ (CP-32D)

### PIN DESCRIPTION


Pin Name	Function
A0-A15	Address Input
D10-D13	Data Input
DO0-DO3	Data Output
$\overline{WE}$	Write Enable
$\overline{CS}$	Chip Select
VCC	Ground
VEE	Supply Voltage



### PIN ARRANGEMENT



### BLOCK DIAGRAM



## FUNCTION TABLE

Input		D <sub>in</sub>	Output	Mode
$\overline{\text{CS}}$	$\overline{\text{WE}}$			
H	X <sup>1</sup>	X <sup>1</sup>	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X <sup>1</sup>	D <sub>out</sub> <sup>2</sup>	Read

Notes: 1. Irrelevant  
2. Read Out Noninvert

## ABSOLUTE MAXIMUM RATING (T<sub>j</sub> = 125°C max)

Item	Symbol	Rating	Unit
Supply Voltage	V <sub>EE</sub> to V <sub>CC</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>in</sub>	+0.5 to V <sub>EE</sub>	V
Output Current	I <sub>out</sub>	-30	mA
Power Dissipation	P <sub>T</sub>	1.2	W
Operating Temperature	T <sub>opr</sub> <sup>2</sup>	0 to +85	°C
Storage Temperature	T <sub>stg</sub>	-55 to +125	°C
Storage Temperature	T <sub>stg</sub> (bias) <sup>1, 2</sup>	-10 to +85	°C

Note: 1. Under bias (V<sub>EE</sub> = -6.0V min.)  
2. Case temperature

## ELECTRICAL CHARACTERISTICS

### DC Characteristics (V<sub>EE</sub> = -5.2V, R<sub>L</sub> = 50Ω to -2.0V, T<sub>C</sub> = 0 to +85°C)

Item	Symbol	Min (B)	Typ	Max (A)	Unit	Test Condition
Output Voltage	V <sub>OH</sub>	-1025	-955	-880	mV	V <sub>in</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>
	V <sub>OL</sub>	-1810	-1715	-1620	mV	
Output Threshold Voltage	V <sub>OHC</sub>	-1035	—	—	mV	V <sub>in</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>
	V <sub>OLC</sub>	—	—	-1610	mV	
Input Voltage	V <sub>IH</sub>	-1165	—	-880	mV	Guaranteed Input Voltage High/Low for All Inputs
	V <sub>IL</sub>	-1810	—	-1475	mV	
Input Current	I <sub>IH</sub>	—	—	220	μA	V <sub>in</sub> = V <sub>IHA</sub>
	I <sub>IL</sub>	0.5	—	170	μA	V <sub>in</sub> = V <sub>ILB</sub> ( $\overline{\text{CS}}$ )
		-50	—	—	μA	V <sub>in</sub> = V <sub>ILB</sub> (Others)
Supply Current	I <sub>EE</sub>	-180	—	—	mA	All Inputs and Outputs Open

### AC CHARACTERISTICS (V<sub>EE</sub> = -5.2V ± 5%, T<sub>C</sub> = 0 to +85°C)

#### Read Mode

Item	Symbol	HM101504-10			HM101504-12			Unit	Test Condition
		Min	Typ	Max	Min	Typ	Max		
Chip Select Access Time	t <sub>ACS</sub>	—	—	6	—	—	7	ns	
Chip Select Recovery Time	t <sub>RCs</sub>	—	—	6	—	—	7	ns	
Address Access Time	t <sub>AA</sub>	—	—	10	—	—	12	ns	



• Write Mode

Item	Symbol	HM101504-10			HM101504-12			Unit	Test Condition
		Min	Typ	Max	Min	Typ	Max		
Write Pulse Width	t <sub>W</sub>	7	—	—	9	—	—	ns	t <sub>WSA</sub> = t <sub>WSA</sub> min
Data Setup Time	t <sub>WSD</sub>	1	—	—	1	—	—	ns	
Data Hold Time	t <sub>WHD</sub>	1	—	—	1	—	—	ns	
Address Setup Time	t <sub>WSA</sub>	1	—	—	1	—	—	ns	t <sub>W</sub> = t <sub>W</sub> min
Address Hold Time	t <sub>WHA</sub>	2	—	—	2	—	—	ns	
Chip Select Setup Time	t <sub>WSCS</sub>	1	—	—	1	—	—	ns	
Chip Select Hold Time	t <sub>WHCS</sub>	1	—	—	1	—	—	ns	
Write Disable Time	t <sub>WS</sub>	—	—	6	—	—	6	ns	
Write Recovery Time	t <sub>WR</sub>	—	—	12	—	—	14	ns	


• Rise/Fall Time

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Output Rise Time	t <sub>r</sub>	—	2	—	ns	
Output Fall Time	t <sub>f</sub>	—	2	—	ns	

• Capacitance


Item	Symbol	Min	Typ	Max	Unit	Test Condition
Input Capacitance	C <sub>in</sub>	—	3	—	pF	
Output Capacitance	C <sub>OUT</sub>	—	5	—	pF	

■ AC TEST CONDITION




R<sub>L</sub> = 50 Ω  
 C<sub>L</sub> = 30 pF  
 (includes probe and  
 jig capacitance)

■ INPUT PULSE




■ TIMING WAVEFORM

• Read



• Write





# HM101500 Series

Preliminary

## 262144-Words × 1-Bit Fully Decoded Random Access Memory

### DESCRIPTION

HM101500F-15 is ECL 100K compatible, 262144-words by 1-bit, read/write random access memory developed for high speed systems such as main memories for super computers.

### FEATURES

- 262,144-Words × 1 Bit Organization
- Fully Compatible with 100K ECL Level
- Address Access Time ..... 15ns (max.)
- Write Pulse Width ..... 10ns (min.)
- Low Power Dissipation ..... 500mW (typ.)
- Output Obtainable by Wired-OR (Open Emitter)

### TRUTH TABLE




Input			Output	Mode
$\overline{CS}$	$\overline{WE}$	$D_{in}$		
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	$D_{out}^*$	Read

NOTES: X = Irrelevant;  
\* = Read out noninvert



### ORDERING INFORMATION

Type No.	Access Time	Package
HM101500F-15	15 ns	24 pin Ceramic Flat
HM101500CG-15	15 ns	28 pin Ceramic LCC

### BLOCK DIAGRAM



### PIN ARRANGEMENT



### ■ ABSOLUTE MAXIMUM RATINGS ( $T_a = 25^\circ\text{C}$ )

Item	Symbol	Rating	Unit
Supply Voltage	$V_{EE}$ to $V_{CC}$	+0.5 to $\Theta$ 7.0	V
Input Voltage	$V_{in}$	+0.5 to $V_{EE}$	V
Output Current	$I_{out}$	$\Theta$ 30	mA
Storage Temperature	$T_{stg}$	$\Theta$ 65 to +150	$^\circ\text{C}$
Storage Temperature	$T_{stg(bias)}$ *	$\Theta$ 55 to +125	$^\circ\text{C}$

### ■ ELECTRICAL CHARACTERISTICS

#### • DC Characteristics ( $V_{EE} = -5.2\text{V}$ , $R_L = 50\Omega$ to $-2.0\text{V}$ , $T_C = 0$ to $+85^\circ\text{C}$ )

Item	Symbol	Test Condition	Min.(B)	Typ.	Max.(A)	Unit
Output Voltage	$V_{OH}$	$V_{in} = V_{IHA}$ or $V_{ILB}$	$\Theta$ 1025	$\Theta$ 955	$\Theta$ 880	mV
	$V_{OL}$		$\Theta$ 1810	$\Theta$ 1715	$\Theta$ 1620	mV
Output Threshold Voltage	$V_{OHC}$	$V_{in} = V_{IHB}$ or $V_{ILA}$	$\Theta$ 1035	—	—	mV
	$V_{OLC}$		—	—	$\Theta$ 1610	mV
Input Voltage	$V_{IH}$	Guaranteed Input Voltage High/Low for All Inputs	$\Theta$ 1165	—	$\Theta$ 880	mV
	$V_{IL}$		$\Theta$ 1810	—	$\Theta$ 1475	mV
Input Current	$I_{IH}$	$V_{in} = V_{IHA}$	—	—	220	$\mu\text{A}$
	$I_{IL}$	$V_{in} = V_{ILB}$	$\overline{\text{CS}}$	0.5	—	170
Others			$\Theta$ 50	—	—	$\mu\text{A}$
Supply Current	$I_{EE}$	All Inputs and Outputs Open	$\Theta$ 200	—	—	mA

#### • AC Characteristics ( $V_{EE} = -5.2\text{V} \pm 5\%$ , $T_C = 0$ to $+85^\circ\text{C}$ )

##### 1. Read Mode

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Chip Select Access Time	$t_{ACS}$		—	—	15	ns
Chip Select Recovery Time	$t_{RCS}$		—	—	10	ns
Address Access Time	$t_{AA}$		—	—	15	ns

##### 2. Write Mode

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Write Pulse Width	$t_w$	$t_{WSA} = 2\text{ns}$	10	—	—	ns
Data Setup Time	$t_{WSD}$		2	—	—	ns
Data Hold Time	$t_{WHD}$		3	—	—	ns
Address Setup Time	$t_{WSA}$	$t_w = 10\text{ns}$	2	—	—	ns
Address Hold Time	$t_{WHA}$		3	—	—	ns
Chip Select Setup Time	$t_{WSCS}$		2	—	—	ns
Chip Select Hold Time	$t_{WHCS}$		3	—	—	ns
Write Disable Time	$t_{WS}$		—	—	10	ns
Write Recovery Time	$t_{WR}$		—	—	18	ns



**3. Rise/Fall Time**


Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Output Rise Time	$t_r$		—	2	—	ns
Output Fall Time	$t_f$		—	2	—	ns

**4. Capacitance**


Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Input Capacitance	$C_{in}$		—	3	—	pF
Output Capacitance	$C_{out}$		—	5	—	pF

**■ TEST CIRCUIT AND WAVEFORMS**



**1. Loading Condition**



**2. Input Pulse**



**3. Read Mode**





## 262,144-words x 4-Bit Random Access Memory

### DESCRIPTION

The Hitachi HM101514 is ECL 100k compatible, 262,144 words by 4 bits read/write random access memory developed for high speed systems.

### FEATURES


- 262,144-words x 4 bit organization
- Fully compatible with 100k ECL level
- 0.8  $\mu\text{m}$  Hi-BiCMOS process
- Address access time: 15 ns (max.)
- Write pulse width: 9 ns (min.)
- Low power dissipation: 800 mW (typ.)
- Output obtainable by wired-OR (open emitter)

### ORDERING INFORMATION

Type No.	Cycle Time	Package
HM101514F-15	15 ns	32 pin Ceramic Flat (30 mil Lead Pitch) (FG-32D)


### PIN DESCRIPTION

Pin Name	Function
A0-A17	Address Input
D10-D13	Data Input
DO0-DO3	Data Output
$\overline{\text{WE}}$	Write Enable
$\overline{\text{CS}}$	Chip Select
VCC	Ground
VEE	Supply Voltage




(FG-32D)

### PIN ARRANGEMENT



### BLOCK DIAGRAM



## FUNCTION TABLE

Input		D <sub>in</sub>	Output	Mode
$\overline{CS}$	$\overline{WE}$			
H	X <sup>1</sup>	X <sup>1</sup>	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X <sup>1</sup>	D <sub>out</sub> <sup>2</sup>	Read

Notes: 1. Irrelevant  
2. Read Out Noninvert

## ABSOLUTE MAXIMUM RATING (T<sub>a</sub> = 25°C)

Item	Symbol	Rating	Unit
Supply Voltage	V <sub>EE</sub> to V <sub>CC</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>in</sub>	+0.5 to V <sub>EE</sub>	V
Output Current	I <sub>out</sub>	-30	mA
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C
Storage Temperature	T <sub>stg</sub> (bias) <sup>1</sup>	-55 to +125	°C

Note: 1. Under bias (V<sub>EE</sub> = -6.0V min.)

## ELECTRICAL CHARACTERISTICS

### DC Characteristics (V<sub>EE</sub> = -5.2V, R<sub>L</sub> = 50Ω to -2.0V, T<sub>C</sub> = 0 to +85°C)

Item	Symbol	Min (B)	Typ	Max (A)	Unit	Test Condition
Output Voltage	V <sub>OH</sub>	-1025	-955	-880	mV	V <sub>in</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>
	V <sub>OL</sub>	-1810	-1715	-1620	mV	
Output Threshold Voltage	V <sub>OH</sub> C	-1035	—	—	mV	V <sub>in</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>
	V <sub>OL</sub> C	—	—	-1610	mV	
Input Voltage	V <sub>IH</sub>	-1165	—	-880	mV	Guaranteed Input Voltage High/Low for All Inputs
	V <sub>IL</sub>	-1810	—	-1475	mV	
Input Current	I <sub>IH</sub>	—	—	220	μA	V <sub>in</sub> = V <sub>IHA</sub>
	I <sub>IL</sub>	0.5	—	170	μA	V <sub>in</sub> = V <sub>ILB</sub> ( $\overline{CS}$ )
		-50	—	—	μA	V <sub>in</sub> = V <sub>ILB</sub> (Others)
Supply Current	I <sub>EE</sub>	-200	—	—	mA	All Outputs Open

### AC CHARACTERISTICS (V<sub>EE</sub> = -5.2V ± 5%, T<sub>C</sub> = 0 to +85°C)

#### Read Mode

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Chip Select Access Time	t <sub>ACS</sub>	—	—	10	ns	
Chip Select Recovery Time	t <sub>RCS</sub>	—	—	10	ns	
Address Access Time	t <sub>AA</sub>	—	—	15	ns	



• Write Mode

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Write Pulse Width	t <sub>W</sub>	9	—	—	ns	t <sub>WSA</sub> = t <sub>WSA</sub> min
Data Setup Time	t <sub>WSD</sub>	3	—	—	ns	
Data Hold	t <sub>WHD</sub>	3	—	—	ns	
Address Setup Time	t <sub>WSA</sub>	3	—	—	ns	t <sub>W</sub> = t <sub>W</sub> min
Address Hold Time	t <sub>WHA</sub>	3	—	—	ns	
Chip Select Setup Time	t <sub>WSCS</sub>	3	—	—	ns	
Chip Select Hold Time	t <sub>WHCS</sub>	3	—	—	ns	
Write Disable Time	t <sub>WS</sub>	—	—	15	ns	
Write Recovery Time	t <sub>WR</sub>	—	—	18	ns	


• Rise/Fall Time

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Output Rise Time	t <sub>r</sub>	—	1.5	—	ns	
Output Fall Time	t <sub>f</sub>	—	1.5	—	ns	

• Capacitance


Item	Symbol	Min	Typ	Max	Unit	Test Condition
Input Capacitance	C <sub>in</sub>	—	3	—	pF	
Output Capacitance	C <sub>OUT</sub>	—	5	—	pF	

■ AC TEST CONDITION



R<sub>L</sub> = 50Ω  
 C<sub>L</sub> = 30pF  
 (Includes probe and jig capacitance)


■ INPUT PULSE




t<sub>r</sub> = t<sub>f</sub> = 2.0ns typ

■ TIMING WAVEFORM

• Read



• Write





## 1,048,576-words x 1-Bit Random Access Memory

### DESCRIPTION

The Hitachi HM101510 is ECL 100k compatible, 1,048,576 words by 1 bit read/write random access memory developed for high speed systems.

### FEATURES


- 1,048,576-words x 1 bit organization
- Fully compatible with 100k ECL level
- 0.8  $\mu\text{m}$  Hi-BiCMOS process
- Address access time: 15 ns (max.)
- Write pulse width: 9 ns (min.)
- Low power dissipation: 700 mW (typ.)
- Output obtainable by wired-OR (open emitter)

### ORDERING INFORMATION


Type No.	Access Time	Package
HM101510F-15	15 ns	32 pin Ceramic Flat (30 mil Lead Pitch) (FG-28DB)

### PIN DESCRIPTION


Pin Name	Function
A0-A19	Address Input
D <sub>I</sub>	Data Input
D <sub>O</sub>	Data Output
$\overline{\text{WE}}$	Write Enable
$\overline{\text{CS}}$	Chip Select
V <sub>CC</sub>	Ground
V <sub>EE</sub>	Supply Voltage



### PIN ARRANGEMENT



### BLOCK DIAGRAM



## FUNCTION TABLE

Input			Output	Mode
$\overline{\text{CS}}$	$\overline{\text{WE}}$	$D_{in}$		
H	X <sup>1</sup>	X <sup>1</sup>	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X <sup>1</sup>	Dout <sup>2</sup>	Read

Notes: 1. Irrelevant  
2. Read Out Noninvert

## ABSOLUTE MAXIMUM RATING (T<sub>a</sub> = 25°C)

Item	Symbol	Rating	Unit
Supply Voltage	V <sub>EE</sub> to V <sub>CC</sub>	+0.5 to -7.0	V
Input Voltage	V <sub>in</sub>	+0.5 to V <sub>EE</sub>	V
Output Current	I <sub>out</sub>	-30	mA
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C
Storage Temperature	T <sub>stg</sub> (bias) <sup>1</sup>	-55 to +125	°C

Note: 1. Under bias (V<sub>EE</sub> = -6.0V min.)

## ELECTRICAL CHARACTERISTICS

### DC Characteristics (V<sub>EE</sub> = -5.2V, R<sub>L</sub> = 50Ω to -2.0V, T<sub>C</sub> = 0 to +85°C)

Item	Symbol	Min (B)	Typ	Max (A)	Unit	Test Condition
Output Voltage	V <sub>OH</sub>	-1025	-955	-880	mV	V <sub>in</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>
	V <sub>OL</sub>	-1810	-1715	-1620	mV	
Output Threshold Voltage	V <sub>OHC</sub>	-1035	—	—	mV	V <sub>in</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>
	V <sub>OLC</sub>	—	—	-1610	mV	
Input Voltage	V <sub>IH</sub>	-1165	—	-880	mV	Guaranteed Input Voltage High/Low for All Inputs
	V <sub>IL</sub>	-1810	—	-1475	mV	
Input Current	I <sub>IH</sub>	—	—	220	μA	V <sub>in</sub> = V <sub>IHA</sub>
	I <sub>IL</sub>	0.5	—	170	μA	V <sub>in</sub> = V <sub>ILB</sub> ( $\overline{\text{CS}}$ )
		-50	—	—	μA	V <sub>in</sub> = V <sub>ILB</sub> (Others)
Supply Current	I <sub>EE</sub>	-180	—	—	mA	All Outputs Open

### AC CHARACTERISTICS (V<sub>EE</sub> = -5.2V ± 5%, T<sub>C</sub> = 0 to +85°C)

#### Read Mode

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Chip Select Access Time	t <sub>ACS</sub>	—	—	10	ns	
Chip Select Recovery Time	t <sub>RCS</sub>	—	—	10	ns	
Address Access Time	t <sub>AA</sub>	—	—	15	ns	



• Write Mode

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Write Pulse Width	tw	9	—	—	ns	twSA = twSA min
Data Setup Time	twSD	3	—	—	ns	
Data Hold	twHD	3	—	—	ns	
Address Setup Time	twSA	3	—	—	ns	tw = tw min
Address Hold Time	twHA	3	—	—	ns	
Chip Select Setup Time	twSCS	3	—	—	ns	
Chip Select Hold Time	twHCS	3	—	—	ns	
Write Disable Time	tWS	—	—	15	ns	
Write Recovery Time	tWR	—	—	18	ns	


• Rise/Fall Time

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Output Rise Time	tr	—	1.5	—	ns	
Output Fall Time	tf	—	1.5	—	ns	


• Capacitance

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Input Capacitance	Cin	—	3	—	pF	
Output Capacitance	COUT	—	5	—	pF	

■ AC TEST CONDITION




■ INPUT PULSE




■ TIMING WAVEFORM

• Read



• Write





# Section 6

## FIFO Memory



## 2K × 9-Bit CMOS Parallel In-Out FIFO Memory

### DESCRIPTION

The HM63921 is a First-In, First-Out memory that utilizes a high performance static RAM array with internal algorithm that controls, monitors and declares status of the memory by empty flag, full flag and half-full flag, to prevent data overflow or underflow.

Expansion logic warrants unlimited expansion capability in width and depth. Both read and write are independent from each other and their corresponding pointers are designed to select the proper locations out of the entire array serially without address information to load or unload data.


Data is toggled in and out of the device through the use of the write enable ( $\bar{W}$ ) and read enable ( $\bar{R}$ ) pins. The device has a read/write cycle time of 30/35/45ns. Organization of HM63921 provides a 9-bit data bus. the ninth bit could be used for control or parity for error checking at the option of the user. The HM63941 is fabricated using the Hitachi CMOS 1.3micron technology. The device is available in DIP.

### FEATURES


- First-In, First-Out Dual Port Memory
- 2k × 9 Organization
- Low-Power CMOS 1.3micron Technology
- Asynchronous and Simultaneous Read and Write
- Fully Expandable in Depth and/or Width
- Single 5V (± 10%) Power Supply
- Empty and Full Warning Flags
- Half-Full Flag
- Access Time .....20/25/35ns
- Package .....300-mil 28-pin Plastic DIP Package

### ORDERING INFORMATION

Type Name	Access Time	Package
HM63921P-20	20ns	300-mil 28-pin
HM63921P-25	25ns	Plastic DIP
HM63921P-35	35ns	(DP-28NA)



### PIN ARRANGEMENT




### PIN DESCRIPTION

Pin Name	Function
D <sub>0</sub> -D <sub>8</sub>	Data Inputs
$\bar{R}$ S	Reset
$\bar{W}$	Write Enable
$\bar{R}$	Read Enable
$\bar{F}$ L	First Load
$\bar{R}$ T	Retransmit
$\bar{X}$ I	Expansion-In
$\bar{X}$ O	Expansion-Out
$\bar{H}$ F	Half-Full Flag
$\bar{F}$ F	Full Flag
$\bar{E}$ F	Empty Flag
Q <sub>0</sub> -Q <sub>8</sub>	Data Outputs



■ BLOCK DIAGRAM



**■ ABSOLUTE MAXIMUM RATINGS**

Item	Symbol	Rating	Unit
Terminal Voltage <sup>(1)</sup>	$V_T$	-0.5 <sup>(2)</sup> to +7.0	V
Power Dissipation	$P_T$	1.0	W
Operating Temperature	$T_{opr}$	0 to +70	°C
Storage Temperature	$T_{stg}$	-55 to +125	°C
Storage Temperature Under Bias	$T_{bias}$	-10 to +85	°C

- NOTES:**
1. Relative to  $V_{SS}$ .
  2. -3.5V for pulse width  $\leq$  10ns.

**• Recommended DC Operating Conditions ( $T_a = 0$  to +70°C)**

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input Voltage	$V_{IH}$	2.2	—	6.0	V
	$V_{IL}$	-0.5 <sup>(1)</sup>	—	0.8	V

- NOTE:** 1. -3.0V for pulse width  $\leq$  10ns.

**■ DC CHARACTERISTICS ( $T_a = 0^\circ\text{C}$  to +70°C,  $V_{CC} = 5\text{V} \pm 10\%$ )**

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Input Leakage Current	$ I_{LI} $	$V_{CC} = 5.5\text{V}, V_{in} = 0\text{V} - V_{CC}$	—	—	2	$\mu\text{A}$
Output Leakage Current	$ I_{LO} $	$\bar{R} = V_{IH}, V_{out} = 0\text{V} - V_{CC}$	—	—	2	$\mu\text{A}$
Operating Power Supply Current	$I_{CC1}$	Average Operating Current	-20	—	120	mA
			-25	—	110	mA
			-35	—	100	mA
Standby Power Supply Current	$I_{SB1}$	$\bar{R} = \bar{W} = \bar{RS} = \overline{FL/RT} = V_{IH}$	—	—	10	mA
	$I_{SB2}$	All inputs $\geq V_{CC} - 0.2\text{V}$ or $\leq V_{CC}$	—	—	1	mA
Output High Voltage	$V_{OH}$	$I_{OH} = -4\text{mA}$	2.4	—	—	V
Output Low Voltage	$V_{OL}$	$I_{OL} = 8\text{mA}$	—	—	0.4	V

**■ CAPACITANCE ( $T_a = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$ )**


Parameter	Symbol	Test Conditions	Typ.	Max.	Unit
Input Capacitance	$C_{in}$	$V_{in} = 0\text{V}$	—	6	pF
Output Capacitance	$C_{out}$	$V_{out} = 0\text{V}$	—	10	pF

- NOTE:** 1. This parameter is sampled and not 100% tested.

**■ AC CHARACTERISTICS ( $T_a = 0^\circ\text{C}$  to 70°C,  $V_{CC} = 5 \pm 10\%$ )**

**• Test Conditions**

- Input Pulse Levels:  $V_{SS}$  to 3.0V
- Input Rise and Fall Times: 5ns
- Input and Output Timing Reference Level: 1.5V
- Output Load: See Figure



\*Including scope and jig.



• Read Cycle

Parameter	Symbol	HM63921-20		HM63921-25		HM63921-35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	$t_{RC}$	30	—	35	—	45	—	ns
Access Time	$t_A$	—	20	—	25	—	35	ns
Read Recovery Time	$t_{RR}$	10	—	10	—	10	—	ns
Read Pulse Width	$t_{RPW}$	20	—	25	—	35	—	ns
Read Low to DB Low Z	$t_{RLZ}^{(1)}$	5	—	5	—	5	—	ns
Read High to DB High Z	$t_{RHZ}^{(1)}$	—	15	—	15	—	20	ns
Data Valid from Read High	$t_{OH}$	3	—	3	—	3	—	ns
Read Pulse Width After Empty Flag High	$t_{RPE}$	20	—	25	—	35	—	ns
Write High to DB Low Z (Read Data Flow Through Mode)	$t_{WLZ}^{(1)}$	3	—	3	—	3	—	ns

**NOTE:** 1.  $t_{RLZ}$ ,  $t_{RHZ}$  and  $t_{WLZ}$  are sampled and not 100% tested.

• Write Cycle

Parameter	Symbol	HM63921-20		HM63921-25		HM63921-35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	$t_{WC}$	30	—	35	—	45	—	ns
Write Recovery Time	$t_{WR}$	10	—	10	—	10	—	ns
Write Pulse Width	$t_{WPW}$	20	—	25	—	35	—	ns
Data Setup Time	$t_{DS}$	10	—	15	—	20	—	ns
Data Hold Time	$t_{DH}$	0	—	0	—	5	—	ns
Effective Write Pulse Width After Full Flag High	$t_{WPF}$	20	—	25	—	35	—	ns

• Reset Cycle

Parameter	Symbol	HM63921-20		HM63921-25		HM63921-35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Reset Cycle Time	$t_{RSC}$	30	—	35	—	45	—	ns
Reset Pulse Width	$t_{RS}$	25	—	25	—	35	—	ns
Reset Setup Time	$t_{RSS}$	0	—	0	—	0	—	ns
Reset Recovery Time	$t_{RSR}$	10	—	10	—	10	—	ns

• Retransmit Cycle

Parameter	Symbol	HM63921-20		HM63921-25		HM63921-35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Retransmit Cycle Time	$t_{RTC}$	30	—	35	—	45	—	ns
Retransmit Pulse Width	$t_{RT}$	20	—	20	—	35	—	ns
Retransmit Setup Time	$t_{RTS}$	0	—	0	—	0	—	ns
Retransmit Recovery Time	$t_{RTR}$	10	—	10	—	10	—	ns



## • Flag Timing

Parameter	Symbol	HM63921-20		HM63921-25		HM63921-35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Reset to Empty Flag Low	t <sub>EFL</sub>	—	20	—	25	—	35	ns
Reset to Full Flag High	t <sub>FFH</sub>	—	20	—	25	—	35	ns
Reset to Half-Full Flag High	t <sub>HFH</sub>	—	30	—	35	—	45	ns
Read Low to Empty Flag Low	t <sub>REF</sub>	—	20	—	25	—	35	ns
Read High to Full Flag High	t <sub>RFF</sub>	—	20	—	25	—	35	ns
Write High to Empty Flag High	t <sub>WEF</sub>	—	20	—	25	—	35	ns
Write Low to Full Flag Low	t <sub>WFF</sub>	—	20	—	25	—	35	ns
Write Low to Half-Full Flag Low	t <sub>WHF</sub>	—	30	—	35	—	45	ns
Read High to Half-Full Flag High	t <sub>RHF</sub>	—	30	—	35	—	45	ns

## • Expansion Timing

Parameter	Symbol	HM63921-20		HM63921-25		HM63921-35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Expansion in Setup to Write or Read	t <sub>EFL</sub>	—	15	—	20	—	30	ns
Expansion in Recovery Time	t <sub>RFF</sub>	—	15	—	20	—	30	ns
Expansion in Pulse Width	t <sub>WHF</sub>	10	—	10	—	10	—	ns
Expansion Out High Delay From Clock	t <sub>REF</sub>	10	—	10	—	10	—	ns
Expansion Out Low Delay From Clock	t <sub>RFF</sub>	10	—	10	—	15	—	ns

## SIGNAL DESCRIPTIONS

## Inputs

- Reset ( $\overline{RS}$ )  
The device is reset whenever  $\overline{RS}$  input is taken to low state, for minimum reset pulse width. When device is reset, both read and write pointers are set to the first location. A reset cycle is required after power on. Both read enable ( $\overline{R}$ ) and write enable ( $\overline{W}$ ) inputs must be in the high state during reset. Empty flag ( $\overline{EF}$ ) will go low and full flag ( $\overline{FF}$ ) and half-full ( $\overline{HF}$ ) will go high during reset cycle.
- Write enable ( $\overline{W}$ )  
Write cycle is initiated at the falling edge of  $\overline{W}$ , if the full flag ( $\overline{FF}$ ) is not set, provided that data set-up and hold time requirements relative to the rising edge of ( $\overline{W}$ ) are met. Data is stored in the device sequentially and independently of any simultaneous read operation. To inhibit further write operations and prevent internal data overflow full flag ( $\overline{FF}$ ) will go low.
- Read enable ( $\overline{R}$ )  
Read cycle is initiated at the falling edge of  $\overline{R}$ , if the empty flag ( $\overline{EF}$ ) is not set. Data is accessed on a first-in, first-out basis independently of simultaneous write operation. As read enable ( $\overline{R}$ ) goes high, all outputs will return to high impedance state, till next read operation. After the last data has been read from the FIFO, the empty flag ( $\overline{EF}$ ) will go low, preventing further read operations with output kept in high impedance state. Empty flag ( $\overline{EF}$ ) will go high during a valid write cycle ( $t_{W\overline{EF}}$ ), thereafter a valid read can start.
- First load/retransmit ( $\overline{FL}/\overline{RT}$ )  
For depth expansion mode, this pin is grounded to indicate that it is the first device, while this pin of the rest of devices should connect to  $V_{CC}$  for correct operation. In single device mode, this pin resets the read pointer to the beginning of the FIFO memory, therefore data can be reread from the beginning. Both  $\overline{R}$  and  $\overline{W}$  should be kept high while  $\overline{RT}$  is taken low.
- Expansion-in ( $\overline{XI}$ )  
For single device mode expansion-in ( $\overline{XI}$ ) is grounded. For depth expansion mode, expansion-in ( $\overline{XI}$ ) should be connected to expansion-out ( $\overline{XO}$ ) of previous device.
- Data In ( $D_0$  to  $D_8$ )  
Data inputs for 9-bit wide data.

## Outputs

- Full Flag ( $\overline{FF}$ )  
The full flag ( $\overline{FF}$ ) will go low when FIFO is full, inhibiting further write operations until one or more read operations are completed or the FIFO is reset.
- Empty flag ( $\overline{EF}$ )  
The empty flag ( $\overline{EF}$ ) will go low when the FIFO becomes empty, inhibiting further read opera-

tions, until one or more write operations are completed, or FIFO is set to retransmit.

- Expansion-out ( $\overline{XO}$ )/Half-full flag ( $\overline{HF}$ )  
This output has dual functionality depending how it is used. In depth expansion configuration expansion-out ( $\overline{XO}$ ) is connected to next expansion-in ( $\overline{XI}$ ). The expansion-out ( $\overline{XO}$ ) of the last FIFO is connected to the expansion-in ( $\overline{XI}$ ) of the first FIFO. In this way the first FIFO indicates the next FIFO that it will receive the next data. In like manner, any FIFO which becomes full will indicate the next FIFO that it will receive the next data. The second function of this output is in stand alone and/or parallel expansion configurations to indicate the system user that the FIFO is almost full.
- Data outputs ( $Q_0$  to  $Q_8$ )  
Data outputs for 9-bit wide data. These outputs are in high impedance state when  $\overline{R}$  is in high state.


## VARIOUS OPERATIONS MODE

- Single device mode  
If only one FIFO is used, the expansion-in ( $\overline{XI}$ ) pin should be grounded.
- Width expansion mode  
Width expansion by 9-bit increments may be achieved when separately paralleling the data inputs and the data outputs. In this configuration any flags of any device may be used. To avoid output contention of the flags for short periods of time, the flag outputs should not be wired together.
- Depth expansion mode  
Multiple of FIFOs could provide multiple of  $2k \times 9$  as  $(N) \times (2k)$  by 9-bits wide, where N is the number of FIFOs connected in depth expansion mode.  
The following arrangement must be provided.
  1. First load ( $\overline{FL}$ ) of the first FIFO should be connected to ground.
  2. All other ( $\overline{FL}$ ) should be connected to  $V_{CC}$ .
  3. Connect the expansion-out ( $\overline{XO}$ ) of each FIFO to expansion-in ( $\overline{XI}$ ) of the next FIFO serially and  $\overline{XO}$  of the last FIFO to  $\overline{XI}$  of the first FIFO.
  4. Connect all the empty flag ( $\overline{EF}$ ) together to OR gate and connect all the full flag ( $\overline{FF}$ ) together to OR gate to obtain two separate valid empty flag ( $\overline{EF}$ ) and full flag ( $\overline{FF}$ ) outputs.
  5. ( $\overline{RT}$ ) and ( $\overline{AF}$ ) will not be available in this mode.
- Compound expansion mode  
Combination of width and depth expansion modes will provide larger FIFO arrays.




■ TIMING WAVEFORM


• Read Cycle



• Write Cycle




• Reset Cycle




- NOTES:**
1.  $\bar{W} = \bar{R} = V_{IH}$  during reset.
  2.  $t_{RSC} = t_{RST}, t_{RSR}$ .




• Retransmit Cycle




• Full-Flag Cycle (From Last Write to First Read)




• Empty-Flag Cycle (From Last Read to First Write)



• Half-Full Flag Cycle




• Read Data Flow Through Mode







• Write Data Flow Through Mode




• Expansion Out Cycle 1




• Expansion Out Cycle 2 (Read Data Flow Through Mode)



• Expansion Out Cycle 3 (Write Data Flow Through Mode)



• Expansion In Cycle



# HM63941 Series

Preliminary

4K × 9-Bit CMOS Parallel In-Out FIFO Memory

## DESCRIPTION

The HM63941 is a First-In, First-Out memory that utilizes a high performance static RAM array with internal algorithm that controls, monitors and declares status of the memory by empty flag, full flag and almost-full flag, to prevent data overflow or underflow.

Expansion logic warrants unlimited expansion capability in width and depth. Both read and write are independent from each other and their corresponding pointers are designed to select the proper locations out of the entire array serially without address information to load or unload data.


Data is toggled in and out of the device through the use of the write enable ( $\bar{W}$ ) and read enable ( $\bar{R}$ ) pins. The device has a read/write cycle time of 35/45/60ns. Organization of HM63941 provides a 9-bit data bus. the ninth bit could be used for control or parity for error checking at the option of the user. The HM63941 is fabricated using the Hitachi CMOS 1.3micron technology. The device is available in DIP.

## FEATURES


- First-In, First-Out Dual Port Memory
- 4k × 9 Organization
- Low-Power CMOS 1.3micron Technology
- Asynchronous and Simultaneous Read and Write
- Fully Expandable in Depth and/or Width
- Single 5V (± 10%) Power Supply
- Empty and Full Warning Flags
- Almost-Full Flag
- Access Time ..... 25/35/45ns
- Package ..... 28-pin DIP Package

## ORDERING INFORMATION

Type Name	Access Time	Package
HM63941P-25	25ns	28-pin Plastic DIP
HM63941P-35	35ns	
HM63941P-45	45ns	



## PIN ARRANGEMENT



## PIN DESCRIPTION

Pin Name	Function
D <sub>0</sub> -D <sub>8</sub>	Data inputs
$\bar{R}S$	Reset
$\bar{W}$	Write enable
$\bar{R}$	Read enable
$\bar{F}L$	First load
$\bar{R}T$	Retransmit
$\bar{X}I$	Expansion-in
$\bar{X}O$	Expansion-out
$\bar{A}F$	Almost-full flag
$\bar{F}F$	Full flag
$\bar{E}F$	Empty flag
Q <sub>0</sub> -Q <sub>8</sub>	Data outputs



**■ ABSOLUTE MAXIMUM RATINGS**

Item	Symbol	Rating	Unit
Terminal Voltage <sup>(1)</sup>	$V_T$	-0.5 <sup>(2)</sup> to +7.0	V
Power Dissipation	$P_T$	1.0	W
Operating Temperature	$T_{opr}$	0 to +70	°C
Storage Temperature	$T_{stg}$	-55 to +125	°C
Storage Temperature Under Bias	$T_{bias}$	-10 to +85	°C

- NOTES:**
1. Relative to  $V_{SS}$ .
  2. -3.5V for pulse width  $\leq$  10ns.

**■ ELECTRICAL CHARACTERISTICS**

• **Recommended DC Operating Conditions** ( $T_a = 0$  to +70°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	V
Input Voltage	$V_{IH}$	2.0	—	6.0	V
	$V_{IL}$	-0.5 <sup>(1)</sup>	—	0.8	V

**NOTE:** 1. -3.0V for pulse width  $\leq$  10ns.

■ **DC CHARACTERISTICS** ( $T_a = 0^\circ\text{C}$  to +70°C,  $V_{CC} = 5\text{V} \pm 10\%$ )

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Input Leakage Current	$ I_{LI} $	$V_{CC} = 5.5\text{V}, V_{in} = 0\text{V} - V_{CC}$	—	—	2	$\mu\text{A}$
Output Leakage Current	$ I_{LO} $	$\bar{R} = V_{IH}, V_{out} = 0\text{V} - V_{CC}$	—	—	2	$\mu\text{A}$
Operating Power Supply Current	$I_{CC1}$	Average Operating Current	—	—	80	mA
	$I_{CC2}$	$\bar{R} = \bar{W} = \bar{RS} = \bar{FL}/RT = V_{IH}$	—	—	10	mA
Standby Power Supply Current	$I_{SB}$	All Inputs $\geq V_{CC} - 0.2\text{V}$ or $\leq V_{CC}$	—	—	1	mA
Output High Voltage	$V_{OH}$	$I_{OH} = -4\text{mA}$	2.4	—	—	V
Output Low Voltage	$V_{OL}$	$I_{OL} = 8\text{mA}$	—	—	0.4	V


■ **CAPACITANCE** ( $T_a = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$ )

Parameter	Symbol	Test Conditions	Typ.	Max.	Unit
Input Capacitance	$C_{in}$	$V_{in} = 0\text{V}$	—	TBD	pF
Output Capacitance	$C_{out}$	$V_{out} = 0\text{V}$	—	TBD	pF

■ **AC CHARACTERISTICS** ( $T_a = 0^\circ\text{C}$  to 70°C,  $V_{CC} = 5 \pm 10\%$ )

• **Test Conditions**

- Input Pulse Levels:  $V_{SS}$  to 3.0V
- Input and Output Timing Reference Level: 1.5V
- Input Rise and Fall Times: 5ns
- Output Load: See Figure



\*Including scope and jig.



## • Read Cycle

Parameter	Symbol	HM63941-25		HM63941-35		HM63941-45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	$t_{RC}$	35	—	45	—	60	—	ns
Access Time	$t_A$	—	25	—	35	—	45	ns
Read Recovery Time	$t_{RR}$	10	—	10	—	15	—	ns
Read Pulse Width	$t_{RPW}$	25	—	35	—	45	—	ns
Read Low to DB Low Z	$t_{RLZ}$	5	—	5	—	10	—	ns
Read High to DB High Z	$t_{RHZ}$	—	15	—	20	—	25	ns
Data Valid from Read High	$t_{OH}$	5	—	5	—	5	—	ns

## • Write Cycle

Parameter	Symbol	HM63941-25		HM63941-35		HM63941-45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	$t_{WC}$	35	—	45	—	60	—	ns
Write Recovery Time	$t_{WR}$	10	—	10	—	15	—	ns
Write Pulse Width	$t_{WPW}$	20	—	35	—	45	—	ns
Data Setup Time	$t_{DS}$	15	—	20	—	25	—	ns
Data Hold Time	$t_{DH}$	0	—	0	—	5	—	ns

## • Reset Cycle

Parameter	Symbol	HM63941-25		HM63941-35		HM63941-45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Reset Cycle Time	$t_{RSC}$	35	—	45	—	60	—	ns
Reset Pulse Width	$t_{RS}$	25	—	35	—	45	—	ns
Reset Recovery Time	$t_{RSR}$	10	—	10	—	15	—	ns

## • Retransmit Cycle

Parameter	Symbol	HM63941-25		HM63941-35		HM63941-45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Retransmit Cycle Time	$t_{RTC}$	35	—	45	—	60	—	ns
Retransmit Pulse Width	$t_{RT}$	20	—	35	—	45	—	ns
Retransmit Recovery Time	$t_{RTR}$	10	—	10	—	15	—	ns

## • Flag Timing

Parameter	Symbol	HM63941-25		HM63941-35		HM63941-45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Reset to Empty Flag Low	$t_{EFL}$	—	30	—	45	—	60	ns
Read Low to Empty Flag Low	$t_{REF}$	—	25	—	35	—	45	ns
Read High to Full Flag High	$t_{RFF}$	—	25	—	35	—	45	ns
Write High to Empty Flag High	$t_{WEF}$	—	25	—	35	—	45	ns
Write Low to Full Flag Low	$t_{WFL}$	—	25	—	35	—	45	ns
Write Low to Almost-Full Low	$t_{WAF}$	—	30	—	40	—	55	ns
Read High to Almost-Full High	$t_{RAF}$	—	30	—	40	—	55	ns

## SIGNAL DESCRIPTIONS

## Inputs

- Reset ( $\overline{RS}$ )  
The device is reset whenever  $\overline{RS}$  input is taken to low state, for minimum reset pulse width. When device is reset, both read and write pointers are set to the first location. A reset cycle is required after power on. Both read enable ( $\overline{R}$ ) and write enable ( $\overline{W}$ ) inputs must be in the high state during reset. Empty flag ( $\overline{EF}$ ) will go low and full flag ( $\overline{FF}$ ) and almost-full ( $\overline{AF}$ ) will go high during reset cycle.
- Write enable ( $\overline{W}$ )  
Write cycle is initiated at the falling edge of  $\overline{W}$ , if the full flag ( $\overline{FF}$ ) is not set, provided that data set-up and hold time requirements relative to the rising edge of ( $\overline{W}$ ) are met. Data is stored in the device sequentially and independently of any simultaneous read operation. To inhibit further write operations and prevent internal data overflow full flag ( $\overline{FF}$ ) will go low.
- Read enable ( $\overline{R}$ )  
Read cycle is initiated at the falling edge of  $\overline{R}$ , if the empty flag ( $\overline{EF}$ ) is not set. Data is accessed on a first-in, first-out basis independently of simultaneous write operation. As read enable ( $\overline{R}$ ) goes high, all outputs will return to high impedance state, till next read operation. After the last data has been read from the FIFO, the empty flag ( $\overline{EF}$ ) will go low, preventing further read operations with output kept in high impedance state. Empty flag ( $\overline{EF}$ ) will go high during a valid write cycle ( $t_{WEF}$ ), thereafter a valid read can start.
- First load/retransmit ( $\overline{FL}/\overline{RT}$ )  
For depth expansion mode, this pin is grounded to indicate that it is the first device, while this pin of the rest of devices should connect to  $V_{CC}$  for correct operation. In single device mode, this pin resets the read pointer to the beginning of the FIFO memory, therefore data can be reread from the beginning. Both  $\overline{R}$  and  $\overline{W}$  should be kept high while  $\overline{RT}$  is taken low.
- Expansion-in ( $\overline{XI}$ )  
For single device mode expansion-in ( $\overline{XI}$ ) is grounded. For depth expansion mode, expansion-in ( $\overline{XI}$ ) should be connected to expansion-out ( $\overline{XO}$ ) of previous device.
- Data In ( $D_0$  to  $D_8$ )  
Data inputs for 9-bit wide data.

## Outputs

- Full Flag ( $\overline{FF}$ )  
The full flag ( $\overline{FF}$ ) will go low when FIFO is full, inhibiting further write operations until one or more read operations are completed or the FIFO is reset.
- Empty flag ( $\overline{EF}$ )  
The empty flag ( $\overline{EF}$ ) will go low when the FIFO becomes empty, inhibiting further read opera-

tions, until one or more write operations are completed, or FIFO is set to retransmit.

- Expansion-out ( $\overline{XO}$ )/Almost-full flag ( $\overline{AF}$ )  
This output has dual functionality depending how it is used. In depth expansion configuration expansion-out ( $\overline{XO}$ ) is connected to next expansion-in ( $\overline{XI}$ ). The expansion-out ( $\overline{XO}$ ) of the last FIFO is connected to the expansion-in ( $\overline{XI}$ ) of the first FIFO. In this way the first FIFO indicates the next FIFO that it will receive the next data. In like manner, any FIFO which becomes full will indicate the next FIFO that it will receive the next data. The second function of this output is in stand alone and/or parallel expansion configurations to indicate the system user that the FIFO is almost full.
- Data outputs ( $Q_0$  to  $Q_8$ )  
Data outputs for 9-bit wide data. These outputs are in high impedance state when  $\overline{R}$  is in high state.


## VARIOUS OPERATIONS MODE

- Single device mode  
If only one FIFO is used, the expansion-in ( $\overline{XI}$ ) pin should be grounded.
- Width expansion mode  
Width expansion by 9-bit increments may be achieved when separately paralleling the data inputs and the data outputs. In this configuration any flags of any device may be used. To avoid output contention of the flags for short periods of time, the flag outputs should not be wired together.
- Depth expansion mode  
Multiple of FIFOs could provide multiple of  $4k \times 9$  as  $(N) \times (4k)$  by 9-bits wide, where N is the number of FIFOs connected in depth expansion mode.  
The following arrangement must be provided.
  1. First load ( $\overline{FL}$ ) of the first FIFO should be connected to ground.
  2. All other ( $\overline{FL}$ ) should be connected to  $V_{CC}$ .
  3. Connect the expansion-out ( $\overline{XO}$ ) of each FIFO to expansion-in ( $\overline{XI}$ ) of the next FIFO serially and  $\overline{XO}$  of the last FIFO to  $\overline{XI}$  of the first FIFO.
  4. Connect all the empty flag ( $\overline{EF}$ ) together to OR gate and connect all the full flag ( $\overline{FF}$ ) together to OR gate to obtain two separate valid empty flag ( $\overline{EF}$ ) and full flag ( $\overline{FF}$ ) outputs.
  5. ( $\overline{RT}$ ) and ( $\overline{AF}$ ) will not be available in this mode.
- Compound expansion mode  
Combination of width and depth expansion modes will provide larger FIFO arrays.




■ TIMING WAVEFORM


• Read Cycle



• Write Cycle




• Reset Cycle




- NOTES:**
1.  $\overline{W} = \overline{R} = V_{IH}$  during reset.
  2.  $t_{RSC} = t_{RST}, t_{RSR}$ .




• Retransmit Cycle




• Full-Flag Cycle (From Last Write to First Read)




• Full-Flag Cycle (Effective Write Pulse Width After  $\overline{FF}$  High)




• Empty-Flag Cycle (From Last Write to First Read)



• Empty-Flag Cycle (Effective Read Pulse Width After  $\overline{EF}$  High)



• Almost-Full Flag Cycle



# NOTES

# NOTES

---

# Hitachi America, Ltd.

## SEMICONDUCTOR & I.C. DIVISION

Hitachi America, Ltd.  
Semiconductor & I.C. Division  
Hitachi Plaza  
2000 Sierra Point Parkway  
Brisbane, CA 94005-1819  
Telephone: 415-589-8300  
Telex: 17-1581  
Twx: 910-338-2103  
FAX: 415-583-4207

---

### REGIONAL OFFICES

#### TELECOM REGION

Hitachi America, Ltd.  
325 Columbia Turnpike  
Suite 203  
Florham Park, NJ 07932  
201/514-2100

#### NORTHEAST REGION

Hitachi America, Ltd.  
77 South Bedford Street  
Burlington, MA 01803  
617/229-2150

#### NORTH CENTRAL REGION

Hitachi America, Ltd.  
500 Park Boulevard, Suite 415  
Itasca, IL 60143  
708/773-4864

#### NORTHWEST REGION

Hitachi America, Ltd.  
1900 McCarthy Boulevard  
Suite 310  
Milpitas, CA 95035  
408/954-8100

#### SOUTH CENTRAL REGION

Hitachi America, Ltd.  
Two Lincoln Centre, Suite 865  
5420 LBJ Freeway  
Dallas, TX 75240  
214/991-4510

#### SOUTHWEST REGION

Hitachi America, Ltd.  
2030 Main Street  
Suite 450  
Irvine, CA 92714  
714/553-8500

#### SOUTHEAST REGION

Hitachi America, Ltd.  
401 Harrison Oaks Boulevard  
Suite 100  
Cary, NC 27513  
919/677-0160

#### AUTOMOTIVE REGION

Hitachi America, Ltd.  
330 Town Center Drive  
Suite 311  
Dearborn, MI 48126  
313/271-4410

---

### DISTRICT OFFICES

Hitachi America, Ltd.  
3800 W. 80th Street, Suite 1050  
Bloomington, MN 55431  
612/896-3444

Hitachi America, Ltd.  
21 Old Main Street, Suite 104  
Fishkill, NY 12524  
914/897-3000

Hitachi America, Ltd.  
6161 Savoy Drive, Suite 850  
Houston, TX 77036  
713/974-0534

Hitachi (Canadian) Ltd.  
320 March Road, Suite 602  
Kanata, Ontario, Canada K2K 2E3  
613/591-1990

Hitachi America, Ltd.  
4901 N.W. 17th Way, Suite 302  
Fort Lauderdale, FL 33309  
305/491-6154



---

# SRAM Data Book Errata

---

The following are corrections to the SRAM Data Book (Order Number M12T014). Note the changes and update accordingly.

## ■ HM658512 Series—Page 395

- 120 ns Access Time and 190 ns Cycle Time not available
- LL and D versions no longer available
- Ordering Information revised.

## ■ HM658512 Series—Page 399

- AC Characteristics Table—  
HM658512-12 Min.–Max. vertical column removed.

**Note:** The following two pages illustrate the technical data as it should appear.

# HM658512 Series


524,288-Word × 8-Bit High Speed Pseudo Static RAM

## Features


- Single 5 V (± 10%)
- High speed
  - Access time
  - $\overline{CE}$  access time ..... 80/100 ns
  - Cycle time
  - Random read/write cycle time ..... 130/160 ns
- Low power
  - Active: 250 mW (typ.)
  - Standby: 200  $\mu$ W (typ.)
- All inputs and outputs TTL compatible
- Package
  - 32-pin dual-in-line plastic package
  - 32-pin SOP package
- Non multiplexed address
- 2048 refresh cycles (32 ms)
- Refresh functions
  - L/LV-version ..... Address refresh
  - Automatic refresh
  - Self refresh

## ORDERING INFORMATION

Type No.	Access Time	Package
HM658512L.P-8	80 ns	600 mil 32 pin Plastic DIP (DP-32)
HM658512L.P-10	100 ns	
HM658512L.P-8LV	80 ns	32 pin Plastic SOP (FP-32D)
HM658512L.P-10LV	100 ns	
HM658512LFP-8	80 ns	32 pin Plastic SOP (FP-32D)
HM658512LFP-10	100 ns	
HM658512LFP-8LV	80 ns	32 pin Plastic SOP (FP-32D)
HM658512LFP-10LV	100 ns	



## PIN ARRANGEMENT



## PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>18</sub>	Address
I/O <sub>0</sub> -I/O <sub>7</sub>	Input/Output
$\overline{CE}$	Chip Enable
$\overline{OE/RFSH}$	Output Enable/Refresh
$\overline{WE}$	Write Enable
V <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground



**■ AC CHARACTERISTICS** ( $T_A = 0$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ )

Item	Symbol	HM658512-8		HM658512-10		Unit	Note
		Min.	Max.	Min.	Max.		
Random Read or Write Cycle Time	$t_{RC}$	130	—	160	—	ns	
Chip Enable Access Time	$t_{CEA}$	—	80	—	100	ns	
Read-Modify-Write Cycle Time	$t_{RWC}$	180	—	220	—	ns	
Output Enable Access Time	$t_{OEA}$	—	30	—	40	ns	
Chip Disable to Output in High-Z	$t_{CHZ}$	0	25	0	25	ns	1
Chip Enable to Output in Low-Z	$t_{CLZ}$	20	—	20	—	ns	2
Output Disable to Output in High-Z	$t_{OHZ}$	—	25	—	25	ns	1
Output Enable to Output in Low-Z	$t_{OLZ}$	0	—	0	—	ns	2
Chip Enable Pulse Width	$t_{CE}$	80 ns	10 $\mu\text{s}$	100 ns	10 $\mu\text{s}$		
Chip Enable Pre-Charge Time	$t_p$	40	—	50	—	ns	
Address Setup Time	$t_{AS}$	0	—	0	—	ns	
Address Hold Time	$t_{AH}$	20	—	25	—	ns	
Read Command Setup Time	$t_{RCS}$	0	—	0	—	ns	
Read Command Hold Time	$t_{RCH}$	0	—	0	—	ns	
Write Command Pulse Width	$t_{WP}$	25	—	30	—	ns	
Chip Enable to End of Write	$t_{CW}$	80	—	100	—	ns	
Chip Enable to Output Enable Delay Time	$t_{OCD}$	0	—	0	—	ns	
Output Enable Hold Time	$t_{OHC}$	15	—	15	—	ns	
Data in to End of Write	$t_{DW}$	20	—	25	—	ns	
Data in Hold Time for Write	$t_{DH}$	0	—	0	—	ns	
Output Active From End of Write	$t_{OW}$	5	—	5	—	ns	2
Write to Output in High-Z	$t_{WHZ}$	—	20	—	25	ns	1
Transition Time (Rise and Fall)	$t_T$	3	50	3	50	ns	
Refresh Command Delay Time	$t_{RFD}$	40	—	50	—	ns	
Refresh Precharge Time	$t_{FP}$	40	—	40	—	ns	
Refresh Command Pulse Width for Automatic Refresh	$t_{FAP}$	80 ns	8 $\mu\text{s}$	80 ns	8 $\mu\text{s}$		
Automatic Refresh Cycle Time	$t_{FC}$	130	—	160	—	ns	
Refresh Command Pulse Width for Self Refresh	$t_{FAS}$	8	—	8	—	$\mu\text{s}$	
Refresh Reset Time From Self Refresh	$t_{RES}$	600	—	600	—	ns	
Refresh Period	$t_{REF}$	—	32	—	32	ms	2048 cycle

- NOTES:**
- $t_{CHZ}$ ,  $t_{OHZ}$  and  $t_{WHZ}$  are defined as the time at which the output achieves the open circuit condition.
  - $t_{CLZ}$ ,  $t_{OLZ}$  and  $t_{OW}$  are sampled under the condition of  $t_T = 5$  ns and not 100% tested.
  - A write occurs during the overlap of low  $\overline{CE}$  and low  $\overline{WE}$ .
  - If the  $\overline{CE}$  low transition occurs simultaneously with or later from the  $\overline{WE}$  low transition, the output buffers remain in high impedance state.
  - In write cycle,  $\overline{OE}$  or  $\overline{WE}$  must disable output buffers prior to applying data to the device and at the end of write cycle data inputs must be floated prior to  $\overline{OE}$  or  $\overline{WE}$  turning on output buffers.
  - Transition time  $t_T$  is measured between  $V_{IH}$  (min.) and  $V_{IL}$  (max.).
  - After power-up, pause for more than 100  $\mu\text{s}$  and execute at least 8 initialization cycles, preferably as 8 refresh cycles.
  - 2048 cycles of burst refresh or distributed automatic refresh must be executed within 15  $\mu\text{s}$  after self refresh, in order to meet the refresh specification of 32 ms and 2048 cycle.







Our Standards Set Standards

Hitachi America, Ltd.  
Semiconductor & I.C. Division  
Hitachi Plaza  
2000 Sierra Point Parkway, Brisbane, CA 94005-1819  
1-415-589-8300

---

1091/20M/GI/RD  
Order Number: M12T014



Our Standards Set Standards

Hitachi America, Ltd.  
Semiconductor & I.C. Division  
Hitachi Plaza  
2000 Sierra Point Parkway, Brisbane, CA 94005-1819  
1-415-589-8300

---

391/25M/GI/LP/RD  
Order Number: M12T014