

Matrox Graphics Incorporated

MGA ATHENA Specification

Revision 1
May **16, 1994**
Manual No. 1034-MS



Trademarks

MGA™ ATLAS™ TITAN™ ATHENA™ STORM™ DUBIC™ MGA Marvel™ MGA VideoPro™ QCDP™ MGA DynaView™ PixelTOUCH™ MGA Control Panel™ Instant ModeS WITCH™ ConsistentColor™ and WinSqueeze!™ are trademarks of Matrox Graphics Inc.

Matrox® is a registered trademark of Matrox Electronic Systems Ltd.

IBM®, VGA®, CGA®, 8514/A®, and MDA® are registered trademarks of International Business Machines Corporation; Micro Channel™ is a trademark of International Business Machines Corporation

Hercules® is a registered trademark of Hercules Computer Technology Inc.

Intel8 is a registered trademark, and 386™, 486™ Pentium™ and 80387™ are trademarks of Intel Corporation

Windows™ is a trademark of Microsoft Corporation; Microsoft®, MS-DOS®, and OS/2® are registered trademarks of Microsoft Corporation

AutoCAD® is a registered trademark of Autodesk Inc.

RAMDAC™ is a trademark of Brooktree

Unix™ is a trademark of AT& T Bell Laboratories

X-Windows™ is a trademark of the Massachusetts Institute of Technology

All other nationally and internationally recognized trademarks and tradenames are hereby acknowledged.

This document contains confidential proprietary information that may not be disclosed without written permission from Matrox Graphics Inc.

© Copyright Matrox Graphics Inc., 1994. All rights reserved.

Disclaimer: Matrox Graphics Inc. reserves the right to make changes in specifications at any time and without notice. The information provided by this document is believed to be accurate and reliable. However, no responsibility is assumed by Matrox Graphics Inc. for its use; nor for any infringements of patents or other rights of third parties resulting from its use. No license is granted under any patents or patent rights of Matrox Graphics Inc.

Contents

Chapter 1: MGA Product Overview

1.1 Introduction	1-2
1.1.1 MGA Chipset.....	1-2
1.1.2 Features	1-3
1.1.3 Driver Support	1-3
1.1.4 Windows Support.....	1-3
1.1.5 Video Support.....	1-4
1.1.6 Software Developer Support.....	1-4
1.1.7 Documentation	1-4

Chapter 2: ATHENA Overview

2.1 Introduction	2-2
2.1.1 Bus Interface.....	2-2
2.1.2 VGA	2-2
2.1.3 Bus Interface FIFO (BFIFO).....	2-2
2.1.4 Address Processing Unit (APU).....	2-4
2.1.5 Data Processing Unit (DPU).....	2-4
2.1.6 ZIALU	2-4
2.2 Frame Buffer	2-4

Chapter 3: Operation Modes

3.1 VGA Mode	3-2
3.1.1 FlexFont.....	3-2
3.1.2 Enhanced Modes	3-2
3.1.3 Display Adapter Support	3-3
3.1.4 Differences Between ATHENA Ports and IBM VGA Display Adapter Ports	3-3
3.1.4.1 Hercules Mode Port Differences	3-3
3.1.4.2 CGA Mode Port Differences.....	3-3
3.1.4.3 EGA Mode Port Differences	3-3
3.1.4.4 VGA Mode Port Differences	3-3
3.2 Power Graphic Mode.....	3-4
3.2.1 Memory Configurations	3-4
3.2.2 Pixel Format.....	3-9
3.2.3 Overview of Drawing Operations	3-12

3.2.4	DMA and Pseudo DMA	3-13
3.2.4.1	DMA	3-17
3.2.4.2	Pseudo DMA	3-19
3.2.5	Programming the CRTIC for Power Graphic Mode.....	3-21
3.2.5.1	Registers..	3-21
3.2.5.2	Interlace Modes	3-21
3.2.5.3	Hardware Panning	3-21
3.2.5.4	Hardware Zooming	3-21
3.2.5.5	Programming Constraints	3-22
3.2.5.6	Frame Buffer Alignment	3-23
3.2.5.7	Overscan	3-24
3.2.6	Interrupts	3-24
3.3	Access Restrictions to Some Resources	3-25
3.4	Initialization and Configuration	3-26
3.4.1	Configuration Elements	3-26
3.4.2	Booting in VGA Mode	3-26
3.4.3	Booting in Power Graphic Mode..	3-27
3.5	Mode Switching	3-27
3.5.1	Switching From VGA Mode to Power Graphic Mode.....	3-27
3.5.2	Switching From Power Graphic Mode to VGA Mode.....	3-28
3.6	Power up and Reset..	3-29
3.6.1	Hard Reset	3-29
3.6.2	Soft Reset..	3-29
3.6.3	Configuring ATHENA in a Board-level Design.....	3-30
3.6.3.1	Special Considerations for PCI.	3-32
3.6.4	Reset Field Definitions	3-32

Chapter 4: Memory Mapping

4.1	ISA and PCI Configurations	4-2
4.1.1	Configuration Space Mapping.....	4-2
4.2	Memory Space Mapping..	4-2
4.2.1	ISA Interface	4-2
4.2.2	PCI Interface..	4-3
4.2.3	Power Graphic Mode Mapping (ISA and PCI)	4-3
4.3	I/O Mapping	4-8

Chapter 5: Register Descriptions

5.1 Register Descriptions	5-2
5.1.1 Power Graphics Mode Registers	5-2
5.1.2 VGA Mode Registers	5-3
5.2 Power Graphic Mode Register Descriptions	5-4
5.3 VGA Mode Register Descriptions	5-63

Chapter 6: Hardware Interface

6.1 Introduction	6-2
6.2 Host Interface	6-2
6.2.1 PCI Interface	6-2
6.2.1.1 PCI Bus Operation	6-2
6.2.1.2 PCI Cycles	6-5
6.2.1.3 Bus Sizing	6-6
6.2.1.4 External Devices	6-6
6.2.2 ISA Interface	6-7
6.2.2.1 Bus Sizing	6-7
6.2.2.2 External Devices	6-9
6.3 VRAM Interface	6-10
6.3.1 Memory Interleave	6-12
6.3.2 Patch RAM	6-13
6.3.3 ZTAG RAM	6-13
6.3.4 MCTLWTST Register Timings	6-13
6.3.5 VRAM Interconnect	6-17
6.3.6 Coprocessor Requests	6-21
6.4 VIDEO Interface	6-22
6.4.1 Power Graphic Mode (No DUBIC Mode)	6-22
6.4.2 Power Graphic Mode (DUBIC Mode)	6-24
6.4.3 VGA Mode	6-25
6.4.4 Slaving ATHENA	6-25

Appendix A: Technical Data

A.1 Pin List	A-2
A.1.1 Host Interface (ISA Configuration)	A-2
A.1.2 Host Interface (PCI Configuration)	A-4
A.1.3 External Device Interface (ISA Configuration)	A-5
A.1.4 External Device Interface (PCI Configuration)	A-6
A.1.5 Drawing Engine (No DUBIC Mode)	A-7
A.1.6 Drawing Engine (DUBIC Mode)	A-8

A.1.7 Video Interface (No DUBIC Mode)	A-9
A.1.8 Video Interface (DUBIC Mode)	A-10
A. 1.9 Miscellaneous	A-10
A.1.9.1 Fixed	A-10
A. 1.9.2 Test	A-10
A. 1.9.3 VCC/GND	A-11
A.2 Electrical Specification	A-12
A.2.1 Maximum Ratings	A-12
A.2.2 DC Specifications	A-12
A.2.3 AC Specifications	A-16
A.2.3.1 GCLK	A-16
A.2.3.2 Host Interface Timing	A-16
A.2.3.3 Power Graphic Mode VRAM Interface Timing	A-25
A.2.3.4 VGA Mode VRAM Interface Timing	A-41
A.2.3.5 Video Interface Timing	A-48
A.3 Mechanical Specification..	A-5 1

Appendix B: Customer Support

B.1 Customer Support	B-2
----------------------------	-----

Power Graphic Mode Registers

Power Graphic Mode Register Fields

VGA Mode Registers

Index

List of Figures

Chapter 1: MGA Product Overview

Figure 1- 1: Typical Implementation Block Diagram	1-2
---	-----

Chapter 2: ATHENA Overview

Figure 2- 1: ATHENA Block Diagram	2-3
---	-----

Chapter 3: Operation Modes

Figure 3-1 : fbm = 0	3-4
Figure 3-2: fbm = 1	3-4
Figure 3-3: fbm = 2	3-5
Figure 3-4: fbm = 3	3-5
Figure 3-5: fbm = 4	3-5
Figure 3-6: fbm = 5	3-5
Figure 3-7: fbm = 6	3-6
Figure 3-8: fbm = 7	3-6
Figure 3-9: fbm = 10	3-7
Figure 3-10: Pixel Slice	3-8
Figure 3-11: Pixel Data	3-9
Figure 3-12: 32-bit Access	3-9
Figure 3-13: ILOAD/IDUMP Formats / 1, 24, 32 bpp	3-10
Figure 3-14: DMA General Purpose Write Sequence	3-12
Figure 3-15: DMA Gen. Purpose Transfer Buffer Structure	3-13
Figure 3-16: DMA Vector Sequence	3-14
Figure 3-17: DMA Vector Transfer Buffer Structure	3-14
Figure 3-18: DMA BLIT Write Sequence	3-15
Figure 3-19: DMA BLIT Write Transfer Buffer Structure	3-15
Figure 3-20: Memory Org. (1280x 1024x8 - two 1 M Banks)	3-23
Figure 3-21: Configuration Bus	3-29

Chapter 6: Hardware Interface

Figure 6-1: PCI Interface	6-3
Figure 6-2: ISA Interface	6-8
Figure 6-3: Pixel Arrangement	6-12
Figure 6-4: MCTLWTST for Direct Access Cycle	6-14
Figure 6-5: MCTLWTST for Data Transfer Cycle	6-14
Figure 6-6: MCTLWTST for Page Write and Page Read Cycle..	6-15

Figure 6-7: MCTLWTST for Refresh Cycle	6-15
Figure 6-8: Page Read-Modify-Write/Anti-aliasing Cycle	6-16
Figure 6-9: MCTLWTST for Page ZI Cycles	6-16
Figure 6-10: Normal Request and Release of the Bus	6-21
Figure 6-11: 1 gclk Release for Refresh	6-22
Figure 6-12: ATHENA Request for Data Transfer	6-22
Figure 6-13: ATHENA/Memory Connection 32 Bit No MUX	6-23
Figure 6-14: ATHENA/Memory Connection to 32 Bit RAMDAC	6-23
Figure 6-15: ATHENA/Memory Connection to 64 Bit RAMDAC	6-24
Figure 6-16: Horizontal Video Reset (eg. 1024x768)	6-26
Figure 6-17: Vertical Video Reset (eg. 1024x768)	6-27

Appendix A: Technical Data

Figure A-1: ISA Host Interface Waveform	A- 17
Figure A-2: Host PCI Input Waveform	A-20
Figure A-3: Host PCI Output Waveform	A-20
Figure A-4: ROM Host Interface Waveform	A-21
Figure A-5: External Device Interface Waveform (ISA)	A-21
Figure A-6: External Device Interface Waveform (PCI)	A-22
Figure A-8: BRQ Back Timing	A-25
Figure A-9: Data Transfer Cycle Waveform	A-26
Figure A-10: Hyper Page Read Cycle Waveform	A-28
Figure A-11: Page Read Cycle waveform	A-30
Figure A-12: Page Write Cycle Waveform	A-32
Figure A-13: Refresh Cycle Waveform	A-34
Figure A-14: Page Read-Modify-Write Cycle Waveform	A-36
Figure A-15: Page ZI Cycle Waveform	A-38
Figure A-16: Video Dynamic RAM Write Cycles	A-42
Figure A-17: Video Dynamic RAM Read Cycles	A-44
Figure A-18: Video Dynamic RAM Page Read Cycles	A-46
Figure A-19: Video Timing (No DUBIC Mode)	A-48
Figure A-20: Power Graphic Video Timing (DUBIC Mode)	A-48
Figure A-21: VGA Mode (Normal) Video Timing	A-49
Figure A-22: VGA Mode (Slave) Video Timing	A-49
Figure A-23: ATHENA Mechanical Drawing	A-51
Figure A-24: ATHENA Mechanical Drawing (Details)	A-52

List of Tables

Chapter 3: Operation Modes

Table 3-1: Initialization of Drawing Registers	3-11
Table 3-2: DMA Access Types	3-17
Table 3-3: Power Graphic Mode Video Registers	3-21
Table 3-4: Interrupt Sources	3-24
Table 3-5: Strapping Definition: ATHENA-based Design.....	3-30

Chapter 4: Memory Mapping

Table 4-1: ATHENA Configuration Space Mapping	4-2
Table 4-2: ATHENA ISA Interface Memory Mapping	4-2
Table 4-3: ATHENA PCI Interface Memory Mapping	4-3
Table 4-4: ATHENA Power Graphic Mode Memory Mapping.....	4-3
Table 4-5: ATHENA Register Mapping	4-6
Table 4-6: I/O Mapping	4-9

Chapter 6: Hardware Interface

Table 6-1: Frame Buffer Config. (No DUBIC Mode)	6-10
Table 6-2: Frame Buffer Config. (DUBIC Mode)	6-11
Table 6-3: ATHENA/VRAM Address Connection	6-19
Table 6-4: RAS Assignment	6-20
Table 6-5: CAS and OE Assignment.....	6-20
Table 6-6: DSF Assignment..	6-21
Table 6-7: Power Graphic Mode Video Generation	6-24
Table 6-8: VGA Signal Assignment	6-25

Appendix A: Technical Data

Table A-1: DC Specification	A-12
Table A-2: Host Interface (ISA) Signal Buffers..	A-13
Table A-3: Host Interface (PCI) Signal Buffers	A-13
Table A-4: External Device Signal Buffers (ISA).....	A-14
Table A-5: External Device Signal Buffers (PCI)	A-14
Table A-6: Drawing Engine Signal Buffers (No DUBIC)	A-14
Table A-7: Drawing Engine Signal Buffers (DUBIC)	A-15
Table A-8: Video Interface Signal Buffers (No DUBIC)	A-15
Table A-9: Video Interface Signal Buffers (DUBIC)	A-15
Table A-10: Miscellaneous Signal Buffers..	A-16

Table A- 11: Host Interface Parameter List	A-19
Table A- 12: Host PCI 5 V Timing Parameters	A-21
Table A- 13: External Device Parameter List	A-24
Table A- 14: BRQ Back Timing Parameter List	A-25
Table A- 15: Data Transfer Cycle Parameter List	A-27
Table A- 16: Hyper Page Read Cycle Parameter List	A-29
Table A- 17: Page Read Cycle Parameter List	A-31
Table A- 18: Page Write Cycle Parameter List	A-33
Table A- 19: Refresh Cycle Parameter List	A-35
Table A-20: Page Read-Modify-Write Cycle Parameter List	A-37
Table A-21 : Page ZI Cycle Parameter List	A-40
Table A-22: Video Dynamic RAM Write Cycles	A-43
Table A-23: Video Dynamic RAM Read Cycles	A-45
Table A-24: Video Dynamic RAM Page Read Cycles	A-47
Table A-25: Video Interface Timing Parameter List	A-50

Chapter 1: MGA Product Overview

***T**his chapter contains an overview of the Matrox MGA chipset features and software products.*

1.1 Introduction

Matrox MGA is a high-speed, high-resolution graphics accelerator series of products designed for the power user. MGA is very suitable for GUI environments such as Microsoft Windows 3.1 and Windows NT, IBM OS/2 PM, Unix X-Windows, and AutoCAD. It offers ultra high resolution displays with true color, real-time 3D, and many other innovative hardware and software enhancements.

MGA's 64-bit graphics power, in combination with a 486 or Pentium-class PC is in our opinion the best graphics solution if you require true workstation-level performance at a reasonable price.

1.1.1 MGA Chipset

The Matrox ATHENA chip lies at the heart of MGA's powerful graphics capabilities. It offers an ISA interface for ISA bus products, and a PCI interface for PCI systems. Several possible memory configurations permit design of 8,16, 24, and 32 bits/pixel displays at resolutions up to 1600 x 1200 pixels. Figure 1-1 shows a block diagram of a typical graphics display adapter which uses the MGA ATHENA chip.




Figure 1-1: Typical Implementation Block Diagram

The chipset functions as a stand-alone graphics controller that features an integrated VGA to offer both VGA Mode and high-resolution Power Graphic mode operation. It contains a 32-location Command FIFO and address and data processing units (APU, DPU). In addition, LINE, Trapezoid, and BITBLT drawing operations are available, supported by DMA and Pseudo DMA transfers. These enhancements make screen operations such as redrawing and scrolling appear instantaneous.

ATHENA is pin-compatible with the MGA ATLAS chip, so ATLAS-based designs can take advantage of ATHENA's additional features without modification to the board's design.

1.1.2 Features

- From 1 to 6 MB of frame buffer VRAM in configurations up to 32 bits/pixel
- . VRAM block write operations for maximum speed
- Photo-realistic true color display, and QCDP (Quality Color Dithering Process) for displays of less than 24 bits/pixel
- . Ultra-high resolution of 1600 x 1200, with 256 colors
- . Workstation performance with speeds from 2 to 12 times faster than competitors' boards
- . 64-bit frame buffer data bus width
- . Available Z-buffer option (2 to 4 MB DRAM)
- . Hardware assisted Gouraud shading and depth-cued wireframe
- . Integrated VGA, for full support of all DOS applications, eliminating the need for a separate VGA card
- . Integrated 3D graphics engine
- . Integrated PCI interface
- . Direct RAMDAC interface
- . Fast, flicker-free refresh rates up to 120 Hz
- . Support for ISA, VESA VL, Micro Channel, EISA, PCI, and other architectures
- . Installation of up to four boards in a system

1.1.3 Driver Support

MGA Power Drivers are available for Windows 3.1 and AutoCAD Rel. 11/12. The 'MGA Supplementary Drivers' package contains drivers for Windows NT, OS/2, and MicroStation (with dual display).

We provide:

- . Support for popular Windows and DOS design and presentation applications
- DynaView driver for AutoCAD Release 11 and 12 that includes real-time scroll bars, spy glass, and bird's eye view, etc.
- Support for AutoCAD 12 for Windows, and MicroStation PC
- . A 3D library which supports SXCI, with planned support for OPEN GL and HOOPS

1.1.4 Windows Support

- . Control Panel for Windows controls the PixelTouch hardware pan and zoom, Virtual Desktop, and 'on the fly' resolution switching (without rebooting Windows) through the use of hotkeys.
- Font anti-aliasing in hardware
- . In addition to the drivers listed above, the 'MGA Supplementary Drivers' package also contains the ConsistentColor monitor calibration utility to ensure accuracy between your screen display and the printed output, and the WinSqueeze! on-the-fly JPEG file compression utility, which can achieve compression ratios of up to 28:1.

1.1.5 Video Support

- **MGA** interfaces with the Matrox Marvel video capture/video windowing board.
- The MGA VideoPro NTSC/PAL encoder provides output capability for recording presentations, animations, and AutoCAD walk-throughs to tape.
- Hardware-assisted Video for Windows (VfW) and Indeo are supported.

1.1.6 Software Developer Support

- . Software libraries (SXCI) are available for developers for the DOS and Windows 3.1 platforms, with support planned for HOOPS and Open GL. SXCI is a complete 2D/3D API which fully exploits MGA's hardware acceleration capabilities.

1.1.7 Documentation

Other documentation available for Matrox MGA products includes:

- *MGA TITAN Specification (103 1&MS)** A description of the Matrox MGA TITAN chip.
- . *MGA ATLAS Specification (10348-MS)** A description of the Matrox MGA ATLAS chip.
- . *MGA DUBIC Specification (10232-MS)** A description of the Matrox MGA DUBIC chip.
- . *MGA SDK Manual (10330-MF)* A user/reference manual for the MGA software developer's kit for DOS and Windows 3.1.
- . *MGA DynaView /2D for AutoCAD Manual (10345MN)* A user/reference manual for the Matrox MGA DynaView driver for AutoCAD and 3D Studio.
- *MGA Supplemantary Drivers Manual (10352-MN)* An installation/user manual which describes our OS/2, Windows NT, and MicroStation PC drivers, as well as the MGA WinSqueeze! and ConsistentColor programs for the Windows platform.

* Like the *ATHENA Specification*, these are restricted documents. See your Matrox Sales representative for more details.

The *PCI Bus Specification* from the PCI Special Interest Group contains additional information on hardware implementation for the PCI architecture.

Chapter 2: ATHENA Overview

This chapter introduces the Matrox MGA ATHENA chip and its component sections.

2.1 Introduction

The Matrox ATHENA chip supports both VGA and Power Graphic mode displays. VGA mode supports the VGA standard, while Power Graphic mode provides additional high-speed, ultra-high resolution displays. You can switch between the two modes while using the same monitor for both. ATHENA can be configured for PCI bus systems, or for ISA (and other) bus systems.

The ATHENA chip is a stand-alone graphics controller which is composed of several sections that work together to accomplish the many tasks required of them. The ATHENA sections are listed below, and discussed in the following sections of this chapter.

- Bus Interface
 - . VGA
 - . Bus Interface FIFO (BFIFO)
 - . Address Processing Unit (APU)
- Data Processing Unit (DPU)
- ZIALU

2.1.1 Bus Interface

This section of ATHENA implements the interface with the host. Two bus interfaces are supported: an ISA interface and a PCI interface for the PCI bus.

The Bus Interface section includes:

- All of the control circuitry for the ISA and PCI buses
- PCI control, decoding, and re-mapping circuitry
- Configuration registers
- I/O buffers @-location FIFO for **writable** devices; 4-location FIFO for **ILOAD** operations)
- Byte-alignment circuitry; 32-to-8 bit access conversion for VGA and I/O
- The data path (data and addresses) from the host

2.1.2 VGA

This section implements the VGA functions, and includes:

- The VGA core, which interfaces directly with the frame buffer in VGA mode
- The circuitry for video refresh in Power Graphic mode (see Section 6.3.6), which includes address generation, data transfer requests, and video control circuitry

2.1.3 Bus Interface FIFO (BFIFO)

- This section implements the Command FIFO from the host to the drawing engine. All access to the drawing registers passes through this 32-location FIFO, which holds the data as well as the address of the targeted register in the drawing engine.




Figure 2-1: ATHENA Block Diagram

2.1.4 Address Processing Unit (APU)

This section of ATHENA generates the sequencing of the drawing operations. Each drawing operation is broken down into a sequence of read and write commands which are sent to the DPU. The APU includes:

- Generation of the sequence for each drawing operation, and the addresses and mask
- Processing of the slope for vectors and trapezoid edges
- Rectangle clipping

2.1.5 Data Processing Unit (DPU)

This section manipulates the data according to the currently-selected operation. It also converts read and write commands from the APU into memory cycles to the frame buffer. The DPU includes:

- Generation of memory cycles
- Host compress, decompress, and data formatting
- The funnel shifter for data alignment
- The Boolean ALU
- Anti-aliasing
- The patterning and dithering circuitry
- The Data FIFO for **BitBLIT** operations
- The color expansion circuitry for character drawing
- The depth comparator

2.1.6 ZI ALU

This section implements the ALU for linear interpolation for Z and for Gouraud shading (R,G,B).

2.2 Frame Buffer

ATHENA can interface directly with the VRAM and DRAM. Memory combinations of 128K×8 VRAM, 256K×8 VRAM, 256K×16 VRAM, and 256K×16 DRAM are supported in order to permit design of different display configurations. This allows ATHENA to support 8, 16, 24 and 32 bits/pixel formats and resolutions up to 1600x1200.

VRAM is used for the frame buffer itself. Since VRAM has two ports, the serial port of the VRAM is used for the screen refresh while the random port is devoted to drawing operations. Useful VRAM functions such as split data transfer, block mode, and write/bit are all exploited.

Chapter 3: Operation Modes

This chapter explains the VGA and Power Graphic operation modes of the Matrox MGA ATHENA chip. The Power Graphic mode description contains explanations of the memory configuration, frame buffer formats, drawing operations, initialization, configuration, and reset.

3.1 VGA Mode

ATHENA's VGA contains all of the functions and support logic required to implement the IBM VGA, EGA, and CGA display adapter and MDA/ Hercules graphics card standards at a register-compatible level.

Since ATHENA is register-compatible with VGA, EGA, CGA and MDA/Hercules adapters, all display modes for these adapters can be supported. As with most display adapters, a BIOS is required to configure ATHENA for each display mode.

As well as the standard control registers required by the various display adapters, ATHENA uses auxiliary registers to enable enhanced modes and emulation functions.

3.1 .1 FlexFont

In all alphanumeric modes, FlexFont is an available option. When enabled, it forces the character backgrounds to a single color and allows bits D4-D6 of the attribute byte to be used for character font selection. Up to eight character fonts can be displayed simultaneously. The character fonts are programmable and are stored in Dynamic Memory Plane 2.

3.1.2 Enhanced Modes

ATHENA enhances some display modes, and provides new high-resolution 256 and 16-color VGA modes.

The ATHENA chip permits high resolution VGA display modes of 640x400, 640x480, 800x600, or 1024x768 pixels with 256 simultaneous colors, both interlaced and non-interlaced. ATHENA also permits 16 color resolutions of up to 1024x768 interlaced and non-interlaced. Bits in the ATHENA auxiliary registers are used to enable these modes. Otherwise, the programming for these modes is similar to that for VGA modes 13h and 12h.

VGA mode 13h can be enhanced to provide up to 16 pages at 320x200 resolution with 256 colors (standard VGA supports only one page). The CPU can access two pages simultaneously, and the others are selected for access using page select bits in ATHENA's auxiliary ports. The CRTC start address register is used to select a page to display, or to scroll through all pages.

3.1.3 Display Adapter Support

Four modes of ATHENA VGA operation and emulation are available: VGA, EGA, CGA, and MDA/Hercules.

The VGA and EGA CRTC's are fully implemented and are used to perform the operations of a 6845 CRTC for the CGA and MDA/Hercules modes.

The control registers of the CGA and MDA/Hercules adapters are fully supported in the ATHENA hardware. When a control register bit is changed, a trap interrupt (NMI) is generated. The interrupt handler then interprets the control register's contents and sets up the VGA CRTC to perform the required operation. In addition, the chip can be configured to allow software emulation to override any or all of the hardware functions to permit support of special display modes.

3.1.4 Differences Between ATHENA Ports and IBM VGA Display Adapter Ports

There are differences between ATHENA's VGA mode and the IBM display adapters that it emulates. Some ports are changed from write-only to read/write to simplify emulation. Other ports have been deleted because they aren't required. The list below describes the differences.

3.1.4.1 Hercules Mode Port Differences

The 6845 CRTC is replaced by the EGA or VGA CRTC. Hardware emulation of the 6845 requires software assistance and is enabled through the trap and emulation control registers.

The mode control and configuration registers are now read/write.

3.1.4.2 CGA Mode Port Differences

The 6845 CRTC is replaced by the EGA or VGA CRTC. Hardware emulation of the 6845 requires software assistance and is enabled through the trap and emulation control registers.

The mode control and color select ports are now read/write.

3.1.4.3 EGA Mode Port Differences

The CRTC registers are now read/write. Otherwise, the CRTC is identical to the IBM EGA CRTC when the EGA CRTC mode is selected. The VGA CRTC can be selected when ATHENA is in EGA mode.

The attributes controller registers are now read/write. The address and data registers of the sequencer and graphics controller are also read/write.

Graphics position registers A and B have been deleted and replaced by read-only ports for the feature control and miscellaneous registers. Graphics position A is fixed at 0 and B is fixed at 1, according to standard EGA programming practice.

3.1.4.4 VGA Mode Port Differences

In VGA mode, ATHENA is register compatible with the IBM VGA. The light pen set and clear ports remain accessible. The EGA CRTC can be selected when ATHENA is in VGA mode.

3.2 Power Graphic Mode

Power Graphic mode employs hardware-coded graphical acceleration to improve the speed of GUI (Graphical User Interface) environments.

3.2.1 Memory Configurations

Several hardware memory configurations are supported in Power Graphic mode. These configurations can further be organized by the fbm (frame buffer mode) field of the OPMODE register. The three basic configurations are:

1. Support of up to 2 MB of VRAM and 2 MB of DRAM using 128K×8 VRAM. This configuration supports 8, 16, and 32 bit/pixel displays.
 2. Support of up to 4 MB of VRAM and 2 MB of DRAM using 128K×8 and 256K×8 VRAM. This configuration supports 8, 16, and 32 bit/pixel displays.
 3. Support of up to 6 MB of VRAM and 4 MB of DRAM. This configuration supports 24 or 32 bit/pixel displays. Use fbm = 01XX, depending on the amount of available memory and whether the frame buffer is configured as 24 or 32 bits.
- :+ Note: In No DUBIC mode (see page 6-17), only Banks 0, 1, 2, and 3 are supported. Therefore, only fbm = 0, 1, 2, and 3 may be used. Note that fbm = 8, 9, and 11 to 15 are undefined.

In all cases, the resolution depends on the amount of available memory. Section 6.3, ‘VRAM Interface’ contains tables that show which fbms can be used with which hardware configurations. The following figures show the memory mapping of the hardware memory configurations.

Memory Configuration Tables:




Figure 3-1: fbm = 0




Figure 3-2: fbm = 1




Figure 3-3: fbm = 2




Figure 3-4: fbm = 3




Figure 3-5: fbm = 4




Figure 3-6: fbm = 5




Figure 3-7: fbm = 6




Figure 3-8: fbm = 7

Notes: (Figures 3-1 to 3-9):

- (1) All addresses are hexadecimal byte addresses. These addresses correspond to pixel addresses in 8 bits/pixel mode.
- (2) Depth addresses indicate which memory is used as depth buffer space when 3D drawing is enabled.
- (3) 'Memory Bank' indicates the type of memory used, as well as which bank of memory is used in this space. Refer to Section 6.3 for details on the frame buffer modes.
- (4) This part of the frame buffer can't be used for display.




Figure 3-9: fbm = 10

Notes (continued):

- (5) Depending on the number of chips/banks populated in this section, any data, or possibly only 24-bit data may be stored in this section of memory.
- (6) Depending on the number of chips/banks populated in this section, and if bank 7 is populated, any data, or possibly only 24-bit data may be stored in this section of memory.
- (7) Also visible at 680000h– 6FFFFFFh.

3.2.2 Pixel Format

The pixel slice is 64 bits long and is organized as shown below. In all cases, the least significant bit is 0. The Alpha part of the color refers to a section of the pixel which is not used to drive the RAMDAC. In the following illustrations, 'A' refers to Buffer A and 'B' to Buffer B when a double buffer mode is selected. ANTI refers to anti-aliased pixels, and MONO is a monochrome pixel slice.




Figure 3-10: Pixel Slice

In all cases the data is true color; however in 8 bits/pixel and 4 bits/pixel formats, pseudo color can be used when shading and anti-aliasing are not used.

The figure on the next page shows how the data is organized for each pixel (for all supported pixel depths).




Figure 3-11: Pixel Data

When performing direct frame buffer access, 32-bit access depends on the format of the memory at this location. Data is organized as follows for the various pixel sizes:




Figure 3-12: 32-bit Access

In addition to the direct frame buffer access format, the following formats are supported for **ILOAD** and **IDUMP** operations in 1, 24, and 32-bit/pixel modes. These formats are selected by the RGB (hbgr) and compress (hcprs) fields of the Drawing Control (DWGCTL) register:

	32	24	16	8	0	<i>bltmod</i>	<i>hbgr</i>	<i>hcprs</i>			
	<i>As direct frame buffer access</i>					BFCOL	0	0			
	31					BMONO	0	0			
	24	31	16	23	8	15	0	7	BMONO	1	0
	<i>ALPHA</i>	<i>BLUE</i>	<i>GREEN</i>			<i>RED</i>	BUCOL	1	0		
<i>First Word</i>	<i>RED1</i>	<i>BLUE0</i>	<i>GREEN0</i>			<i>REDO</i>	BUCOL	1	1		
<i>Second Word</i>	<i>GREEN2</i>	<i>RED2</i>	<i>BLUE1</i>			<i>GREEN1</i>					
<i>Second Word</i>	<i>BLUE3</i>	<i>GREEN3</i>	<i>RED3</i>			<i>BLUE3</i>					
	<i>ALPHA</i>	<i>BLUE</i>	<i>GREEN</i>			<i>RED</i>	BUCOL	0	0		
<i>First Word</i>	<i>BLUE1</i>	<i>REDO</i>	<i>GREEN0</i>			<i>BLUE0</i>	BUCOL	0	1		
<i>Second Word</i>	<i>GREEN2</i>	<i>BLUE2</i>	<i>RED1</i>			<i>GREEN1</i>					
<i>Third Word</i>	<i>RED3</i>	<i>GREEN3</i>	<i>BLUE3</i>			<i>RED2</i>					

Figure 3-13: ILOAD/IDUMP Formats / 1, 24, 32 bpp

3.2.3 Overview of Drawing Operations

The following three groups of drawing operations are supported by ATHENA:

- **LINE:** Used for vectors. These operations can be auto-initialized. In this case, the Brezenham parameters are automatically computed by ATHENA. Brezenham parameters can also be provided directly by the host processor.
- **TRAP:** Used for rectangle fills (1 operand BITBLTs) and 3D tile drawing.
- **BITBLT:** Used for copy and other operations (2 operand BITBLTs with or without expansion).

All of these drawing operations support several attributes in order to perform different type of actions. The attributes include: line style, patterning, block mode, raster, antialiasing, Gouraud shading, depth buffer, and others.

The following table summarizes how the drawing engine registers must be initialized for these basic operations:

opcode event		REGISTERS																								
		ar0	arl	ar2	ar3	ar4	ar5	ar6	dr0	dr1	dr2	dr3 (Z)	dr4	dr5	dr6	dr7 (Red)	dr8	dr9	dr10	dr11 (Gr.)	dr12	dr13	dr14	dr15 (Blue)	length	SGN
AUTO	INIT	Xend		Yend			Xstar	Ystar	start		ZdM	ZdD														
LINE	END	2b	err	2b-2a			Xend	Yend	X	X	ZdM	ZdD												0	signs	
LINE	INIT	2b	2b-a-Sdy	2b-2a					start		ZdM	ZdD													a	signs
DRAW	END	2b	err	2b-2a					X	X	ZdM	ZdD												0	signs	
TRAP	INIT	dY1	eol	-ldX1l		e or	-ldXrl	dYr	start		zdx	ZdY													lines	signs
	END	dY1	errl	-ldX1l		errr	-ldXrl	dYr	X	X	ZdX	ZdY												0	signs	
BITBLT	INIT	sea	ssa		sca		syinc																		lines	signs
	END	X	X		X		syinc																	0	signs	

$$dX = Xend - Xstart$$

$$dY = Yend - Ystart$$

$$a = \max(|dx|, |dy|)$$

$$b = \min(|dx|, |dy|)$$

ZdM = Increment along major axis

ZdD = Increment along diagonal axis

ZdX = Increment along X axis

ZdY = Increment along Y axis

$$eor = dX_r \geq 0 ? -dX_r : dX_r + dY_r - 1$$

$$eol = dX_l \geq 0 ? -dX_l : dX_l + dY_l - 1$$

Where x_l = left edge; x_r = right edge

sea = source and address

ssa = source start address

sca = source current address

Table 3-1: Initialization of Drawing Registers

Every time a drawing engine operation is started, the following steps must be taken:

1. Since all drawing registers are accessed through the FIFO, check that there is enough room in the FIFO.
2. Initialize all the drawing registers, preferably starting with the 'K' flag registers (see Note (2) following Table 4-5), since some degree of parallelism can be achieved doing this.
3. Start the drawing engine when you write the last register by offsetting the register by 100h.

3.2.4 DMA and Pseudo DMA

ATHENA supports two operating modes in which both the address and data are sent via the data bus:

DMA A DMA channel on the host system is used to sequence operations.

Pseudo DMA The host processor must sequence all access through the DMAWIN memory space (see Chapter 4).

In both cases, the address of the modified register is generated internally by the ATHENA chip. Additional operation modes are available for both DMA and Pseudo DMA:

<i>DMA</i>	<i>Pseudo DMA</i>
DMA General Purpose Write	DMA General Purpose Write
DMA Vector Write	DMA Vector Write
DMA BLIT Write	DMA BLIT Write
	DMA BLIT Read

DMA General Purpose Write

The first double word (dw) transferred is loaded into the Address Generator. This dw contains the addresses of the next four drawing registers to be written, and the next four dw transfers contain the data to be written to those four registers.

When each dw of data is transferred, the Address Generator will send the appropriate 7-bit address to the Bus FIFO. When the fourth (final) address has been used, the next double word transfer reloads the Address Generator.

A direct access to a drawing register during a Pseudo DMA General Purpose write resets the Address Generator state machine to the 'LD ADR_GEN' state. The following Pseudo DMA write transfer must contain the addresses of the data for the next four drawing registers. The cycle is illustrated below.




Figure 3-14: DMA General Purpose Write Sequence




Figure 3-15: DMA Gen. Purpose Transfer Buffer Structure

DMA Vector Write

The first double word transferred is loaded into the Address Generator. This dw contains one bit of 'address select' for each of the next 32 vector vertices to be sent to the drawing registers. These 32 bits are called the vector tags. The next 32 double word transfers contain the XY address data to be written to the drawing registers.

When the tag bit is set to zero (0), the address generator will force the address to that of the XYStart register without setting the bit to start the drawing engine. When the tag bit is set to one (1), the address generator will force the address to that of the XYEnd register with the flag set to start the drawing engine.

When each dw of data is transferred, the Address Generator checks the associated tag bit and sends the appropriate 7-bit address to the Bus FIFO. When the 32nd (final) tag has been used, the next double word transfer reloads the Address Generator with the next 32 vector tags.

A direct access to a drawing register during a Pseudo DMA VECTOR resets the Address Generator state machine to the 'LD ADR_GEN' state. The following Pseudo DMA write transfer must contain the vector tags for the next XY coordinate data.

The cycle is illustrated below.

When $V_n = 0$, $add_n = XY_START$ address (10h)

When $V_n = 1$, $add_n = XY_END$ address + START DWG ENG (5 lh)




Figure 3-16: DMA Vector Sequence




Figure 3-17: DMA Vector Transfer Buffer Structure

DMA BLIT Write

The DMA BLIT write is hard coded, so there's no reason to load the Address Generator. The result is that every transfer consists of data only.

When each dw of data is transferred, the Address Generator sends the srcregblit register address to the Bus FIFO. The address generator state machine is not used for this type of DMA.

All pixels expected by the drawing engine must be transferred, otherwise it could jam. The total number of dword transfers needed to complete the BLIT operation depends on, among other factors:

- . The size of the window to be drawn (upper left corner coordinate, length in X and Y)
- . The number of bits per pixel (8, 16, or 32)

The cycle is illustrated below. No address is required for data transfer during DMA blits, so 'add' is 'don't care'.




Figure 3-18: DMA BLIT Write Sequence




Figure 3-19: DMA BLIT Write Transfer Buffer Structure

DMA BLIT Read

As specified earlier, the DMA BLIT Read mode is available for Pseudo DMA only, and is used to dump pixels from a window of the screen to system memory. Each double word that's transferred may contain 4, 2, or 1 pixel(s), depending on the configuration (8, 16, or 32 bits per pixel, respectively).


The coordinate of the upper left corner and the length in X and Y are a few of the parameters that are required by the graphic engine for this operation.

A **Important Note:**

It is *extremely important* that the number of dwords dumped accounts for all of the pixels that are to be transferred. The last dword **for each scan line** of *pixels* may contain insignificant information in the case of 8 or 16 bit/pixel modes if the number of transferred pixels is not evenly divisible by 4 (for 8 bpp modes) or by 2 (for 16 bpp modes).

- Z.+ If the window to be drawn is not aligned at the beginning of a slice, the insignificant pixels to the left of the window are effectively disregarded, and the slice alignment begins at the start of the window.

The following illustration shows the case of an 8 bits/pixel mode transfer that is 42 pixels wide:



3.2.4.1 DMA

- ❖ The ATHENA chip's DMA capabilities can only be used with the AT (ISA) interface.

ATHENA supports *only* DMA I/O write transfers. The goal is use the host's DMA controller to transfer a block from the system memory into ATHENA's Bus FIFO (only the Bus FIFO is accessed during DMA write). This provides a means to write to drawing registers for specific drawing operations.

Only **16-bit** DMA transfers are supported. The total number of transfers must be an integral number of double words, to align with ATHENA's internal 32-bit data bus. The words are accumulated before sending double words to the Bus FIFO. The memory block to be transferred must be aligned on a double word boundary.

<i>isa</i>	<i>Timing Type</i>	<i>Mode</i>	<i>Data Size</i>	<i>System</i>
1	ISA Compatible	Single	16	ISA/EISA
	Type 'B'	Single	16	EISA
		Demand	16	EISA
0	Type 'B'	Single	32	EISA
		Demand	32	EISA

Table 3-2: DMA Access Types

To initiate a DMA transfer, take the following steps:

1. Ensure that 'dmaact' and 'pseudodma' (OPMODE register bits 1 and 0) are not active (active if '1').
2. Program the dmamod bits (OPMODE register bits 2 and 3) to one of three modes listed below (keep dmaact and pseudodma at '0'):
 - DMA General Purpose Write
 - DMA BLIT Write
 - DMA Vector Write

The function of the dmamod bits is explained later on.

3. Program the host DMA controller.
4. Start the DMA transfer by setting dmaact to '1' (keep pseudodma at '0').

Once dmaact is set, ATHENA will request DMA service by asserting DRQ. The requests will continue until the terminal count is reached. If the Bus FIFO becomes full during the DMA transfer, the request will stop automatically and resume when there is space available in the Bus FIFO.

When the DMA transfer is in progress, any access to the following devices is forbidden:

- The drawing registers (offset 1C00h-1DFFh)
 - . VRAMWIN (offset 0000h -1BFFh, vgaen = '0' and pseudodma = '0' - see Chapter 4)
 - . DMAWIN (offset 0000h - 1 BFFh, vgaen = '0' and pseudodma = '1')

Access to other MGA resources is still possible, however.

Dmaact will be automatically reset after the last transfer, when the DMA terminal count (TC) is sampled active.

DRQ is normally n-i-state. When dmaact is active, DRQ is driven to the appropriate state. This allows for resource sharing in a system with multiple MGAs. Only one MGA can have dmaact active at any time. When dmaact becomes inactive due to TC, ATHENA will have been driving DRQ low, then it will tri-state the signal.

It's possible to generate an interrupt when a DMA terminal count occurs. For more information, refer to Section 3.2.6.

3.2.4.2 Pseudo DMA

The goal of Pseudo DMA is the same as that of DMA, with the only difference being that read transfers are possible. Instead of using the DMA controller, Pseudo DMA transfers are 'move string' instructions in the DMAWIN memory space (offset 0000h-1BFFh, vgaen = '0' and pseudodma = '1').

Only double word accesses (read or write) are allowed in the DMAWIN memory space. When performing Pseudo DMA transfers, all of the MGA map is available, except the VRAMWIN memory space, which is disabled.

Write Transfers

To transfer a block of data from the system memory to the Bus FIFO of the ATHENA chip, the steps listed below must be followed:

1. Make sure that 'dmaact' and 'pseudodma' are not active.
2. Program the dmamod bits to one of the three modes listed below (keep dmaact and pseudodma at '0'):
 - DMA General Purpose Write
 - DMA BLIT Write
 - DMA Vector Write
 - a) If DMA BLIT Write is used, program all affected drawing registers. Note that all writes to the drawing registers must be double word accesses.
 - b) If DMA BLIT Write is used, send the ILOAD opcode to the drawing engine.
3. Set 'pseudodma' to '1' (keep dmaact at '0').
4. Transfer system memory data to the MGA DMAWIN memory space, with 'move string' or 'read and write' instructions.
5. Reset 'pseudodma' to '0' at the end of the block transfer.

As long as the Bus FIFO isn't full, and if the nowait bit of the OPMODE register is set to '1', then no wait will be generated for write cycles to the DMAWIN memory space. When the Bus FIFO is full, there is one more dword location, which is the Byte Accumulator of the host section. Once the Byte Accumulator and the Bus FIFO are full, the next write to the DMAWIN space will be put in waiting as long as the Byte Accumulator data isn't loaded in the Bus FIFO.

If the CHRDY ready signal is kept inactive for more than 64 gclks, the STATUS register bferrsts bit will be set. This will cause an interrupt if the proper interrupt enable is set. If CHRDY is still inactive after 128 gclks, the host section will abort the write cycle by reasserting CHRDY and by resetting the Byte Accumulator full flag.

For DMA BLIT Write operations, the drawing engine will fetch data until all pixels have been loaded, once the ILOAD opcode is sent, and if the Bus FIFO isn't empty.

Read Transfers

To dump screen data to the system memory, take these steps:

1. Make sure that 'dmaact' and 'pseudodma' are not active.
2. Program the dmamod bits to DMA BLIT Read (keep dmaact and pseudodma at '0').
3. Program all affected drawing registers. Note that all writes to the drawing registers must be double word accesses.
4. Set 'pseudodma' to '1' (keep dmaact at '0').
5. Send the **IDUMP** opcode to the drawing engine.
6. Transfer data from the DMAWIN memory space to the system memory, with 'move string' or 'read and write' instructions.
7. Reset 'pseudodma' to '0' at the end of the dump.

Once the **IDUMP** opcode is sent to the drawing engine, it begins fetching pixels from the VRAMs. During a read in the DMAWIN memory space, CHRDY will be deactivated (ISA bus system), or a retry will be generated (PCI system) if the data from the drawing engine isn't ready. When the data is available, it will be latched in the host section of ATHENA, and the access is completed. A new request will be sent to the drawing engine for the next dword when the last byte, the last word, or the current dword is being read, depending on whether ATHENA is 8, 16, or 32-bit. The latched dword will be present until all bytes are read.

If the access takes more than 64 gclks, the bferrsts bit will be set in the STATUS register. This may cause an interrupt if the proper interrupt enable is set. If an access takes more than 128 gclks, the host section will abort the read cycle by reasserting CHRDY.

3.2.5 Programming the CRTC for Power Graphic Mode

This section explains the video parameters required for the Power Graphic display modes.

3.2.5.1 Registers

In Power Graphic mode (for all resolutions and pixel depths), the video parameters that are programmed in the registers are **always** based on a video clock that is divided by 8.

- ❖ **Note:** When you change any video parameters, it is important to halt the video operation circuitry of the VRAM chips to prevent the VRAMs from entering an unrecoverable state. The ‘Screen Off’ bit in the Clocking Mode sequencer register (Address 1FC5, Index 01, Bit 5) will force the screen to blank and halt the VRAM circuitry mentioned above. This bit must be maintained to ‘off’ for at least 10 μ s after the last video parameter modification.

The CRTC_CTRL register is used as specified. Table 3-3 shows the registers that are implicated in programming the video for the Power Graphic modes.

3.2.5.2 Interlace Modes

In Power Graphic mode, the hardware can only be properly programmed in interlace modes at specific memory pitches (768, 1024, and 1280). For other pitches, the hardware must be programmed in such a way that the display area is less than the memory pitch.

It is not possible to have a horizontal resolution greater than 1280 pixels in interlace mode.

3.2.5.3 Hardware Panning

Panning is achieved by programming a start address that is equivalent to the desired region. The start address is programmed in two VGA CRTC registers and one auxiliary register. Panning must be done on a multiple of 16 pixels.

3.2.5.4 Hardware Zooming

Zooming by 1x, 2x, and 4x is supported.

Zooming in the X direction is performed by the clock generator. For the CRTC, this is seen simply as a division of the video clock. However, the CRTC registers that control the horizontal signals must be reprogrammed properly (relative to the divided clock) to deliver the same frequency to the monitor.

It’s important to note that if you wish to maintain a constant image between each zoom switch, the horizontal parameters must be exact multiples. For this reason, multiples of 32 must be used for each parameter (front porch, sync, etc.), even if you zoom by 1x.

To zoom in the Y direction, you must reprogram the Maximum Scan Line register in the CRTC. This will affect the way that the CRTC address counter generates line addresses.

The dt request module must also operate in non-automatic line wrap mode (refer to Bit 2 of the CRTC_CTRL Power Graphic mode register description on page 5-61) when not zooming by 1x.

3.2.5.5 Programming Constraints

In order to have a correct image on the screen, you must respect different constraints when calculating the video parameters. The videodelay field of the **CRTC_CTRL** register can be programmed for 3, 4, 5, 11, 24, or 28 videlks. The video parameters must be calculated so that at least one of the six possible values of videodelay meets the three constraints. Unexpected video results could occur otherwise.

Section	Index	Name	D7	D6	D5	D4	D3	D2	DI	DO
CRTC	00	Horizontal Total	S	S	S	S	S	S	S	S
	01	Horizontal Display Enable End	S	S	S	S	S	S	S	S
	02	Horizontal Blanking Start	S	S	S	S	S	S	S	S
	03	Horizontal Blanking End	0	0	0	S	S	S	S	S
	04	Horizontal Retrace Start	S	S	S	S	S	S	S	S
	05	Horizontal Retrace End	S	0	0	S	S	S	S	S
	06	Vertical Total	S	S	S	S	S	S	S	S
	07	Overflow	S	S	S	1	S	S	S	S
	08	Preset Row Scan	0	0	0	0	0	0	0	0
	09	Maximum Scan Line	0	1	S	Z	Z	Z	Z	Z
	0A	Cursor Start	0	0	1	X	X	X	X	X
	0B	Cursor End	0	X	X	X	X	X	X	X
	0C	Start Address High	S	S	S	S	S	S	S	S
	0D	Start Address Low	S	S	S	S	S	S	S	S
	0E	Cursor Position High	X	X	X	X	X	X	X	X
	0F	Cursor Position Low	X	X	X	X	X	X	X	X
	10	Vertical Retrace Start	S	S	S	S	S	S	S	S
	11	Vertical Retrace End	S	X	S	S	S	S	S	S
12	Vertical Display Enable End	S	S	S	S	S	S	S	S	
13	Offset	S	S	S	S	S	S	S	S	
14	Underline Location	0	0	0	X	X	X	X	X	
15	Vertical Blanking Start	S	S	S	S	S	S	S	S	
16	Vertical Blanking End	S	S	S	S	S	S	S	S	
17	Mode Control	S	X	X	0	0	S	X	X	
18	Line Compare	1	1	1	1	1	1	1	1	
AUX	00	Mode Control Register	x	x	x	0	0	0	0	0
	02	Emulation Control Register	0	x	x	x	x	x	x	x
	0A	CRTC Extended Address Register	s	x	x	1	x	x	s	s
	0D	Interlace Support Register	x	s	x	x	x	x	x	x
	0E	Vertical Sync Adjust Register	S	S	S	S	S	S	S	S
SEQ	01	Clocking Mode	X	X	S	X	X	X	X	X
		Miscellaneous Output Register	S	S	X	0	S	S	X	S

- Legend:**
- 0 The bit must always be programmed to 0
 - 1 The bit must always be programmed to 1
 - X The bit can be programmed to either 0 or 1
 - S The bit works as specified
 - Z The bit is used by the zoom in the Y direction

Table 3-3: Power Graphic Mode Video Registers

The following formula explains how to calculate the three constraints. The drawing engine response (in video clocks) is:

$$dw_eng_res = \frac{int(925ns*videofrequency+0.9)}{8}$$

Constraint #1: Videodelay \geq *Horizontal FrontPorch*+2-3

Constraint #2: Videodelay \geq *dw_eng_res*+1-1 $\frac{5}{8}$

Constraint #3: Videodelay \leq *Horizontal blank*+ 1-*dw_eng_res*-3

3.2.5.6 Frame Buffer Alignment

When 'No DUBIC' mode is selected, the frame buffer display must be arranged in such a way that bank switching appends during the blank (between two lines).

For example:

Assume that we want to display 1280×1024×8 using two 1MB banks. The bank transition occurs after 1M pixels:

$$\begin{array}{rcl} 1048576 & / & 1280 \\ \text{pixels} & \text{pixels/line} & \text{lines} \end{array} = 819.2$$

Round this up to 819 lines, and up-front padding will have to be added in order to ensure that the bank transition takes place between two lines:

$$\begin{array}{rcl} 1048576 & - & (1280 * 819) \\ \text{pixels} & & \text{pixels/line} \quad \text{lines} \end{array} = 256 \text{ pixels}$$

This means that the frame buffer will have to be started at address 256 (rather than at address 0). This produces the following results:

- . The CRTIC start address must be 256, rather than 0.
- The drawing operation must be moved by 256 pixels. This can be done automatically by the drawing engine for the destination address by initializing YDSTORG to 256. Note that this will affect the value loaded in CYBOT and CYTOP. For source addresses this adjustment will have to be done manually.
- Off-screen memory is reduced by 256 bytes.




Figure 3-20: Memory Org. (1280x1024x8 - two 1M Banks)

3.2.5.7 Overscan

The hardware can support the overscan feature, but using it will reduce the length of the blank period. This reduced blank will have a direct impact on your ability to meet the constraints of the video delay. It might be possible to lose the zoom feature at low resolutions, or even the integrity of the display itself if the overscan is large.

3.2.6 Interrupts

ATHENA supports interrupts for both ISA and PCI configurations.

- In the ISA configuration, ATHENA can generate two types of interrupts: edge interrupts, and level interrupts. The choice of interrupts is system-dependent, and is programmed by the CONFIG register's levelirq bit. In the Power Graphic modes, several interrupt sources exist:

<i>Interrupt</i>	<i>Description</i>
Bus FIFO Error Interrupt	This interrupt is generated when a cycle is aborted. It is useful during software debugging and testing.
DMA TC Interrupt	This interrupt is generated when a terminal count occurred at the end of a DMA transfer.
Picking Interrupt	This interrupt is generated when a pixel is written by the drawing engine.
Vertical Sync Interrupt	This interrupt is generated at every vertical sync. <i>Note:</i> The vertical sync interrupt behaves differently than the others, because two other bits must be set for it to be enabled. Bit 7 of the AUX_DATA register, and Bit 5 of the Vertical Retrace End register (1FB5/1FD5, Index 11) must be set before the vertical sync interrupt can be enabled. <i>Note:</i> This interrupt must be cleared by accessing Bit 4 of the Vertical Retrace End register (1FB5/1FD5, Index 11).

Table 3-4: Interrupt Sources

. In the PCI configuration, ATHENA uses only one interrupt line (INTA), and is a single function device. In order to integrate the DUBIC interrupts, the other external interrupts, and the current TITAN interrupt, a new register has been added.

In the PCI configuration, the interrupts must be programmed as level interrupts (levelirq) in the CONFIG register.

Three registers are used for interrupt control:

- STATUS** This register indicates the status of each of the interrupt sources.
- IEN** This register is used to individually enable each of the four interrupt sources.
- ICLEAR**
 - This register is used to individually reset each of the four interrupt sources. Note that there is no bit in this register to clear the vertical sync interrupt, which is cleared by accessing Bit 4 of the Vertical Retrace End register (1FB5/1FD5, Index 11).

3.3 Access Restrictions to Some Resources

Consideration must be given to several resource access restrictions (which vary depending on how the ATHENA chip is used in a system). Refer to the information on bus sizing in Sections 6.2.1.3 and 6.2.2.1.

3.4 Initialization and Configuration

3.4.1 Configuration Elements

Note: In the lists which follow, **H** indicates that a field is hard-reset. All others are soft-reset. When MGA is powered up, ATHENA's DSTx registers are loaded with the following configuration elements:

pcbrev<3:0>	rambank<8:0>	ramspeed<1:0>	expdev
product<3:0>	vgabank0	hyperpg<1:0>	tram

As well, ATHENA's host interface section receives these configuration elements:

H config<1:0>	H vgaen	H above 1 meg	H poseidon	H vbank0
H driverdy	H biosen (indirectly, H mapsel<2:0> according to vgaen)		H isa	

The following configuration elements are not programmed at power up:

ATHENA drawing engine:

mclwtst (RO)

ATHENA host interface:

ien<3:0>	H mouseen	hyperpgcl :0>*	interlace4 :0>	H vesafeat
H levelirq	H mousemap	tram*	videodelay<1:0>	
expdev*	rfhcnt<3:0>	crtcbbp<1:0>	H hrsten	
H nowait	fbm<2:0>	alw	H vrsten	

* Value available in DSTO

3.4.2 Booting in VGA Mode

The following configuration elements from the ATHENA host interface affect the VGA, and are not programmed at power up. All the other elements are VGA-standard, and are taken care of by the BIOS.

H levelirq	H vesafeat	H hrsten	H vrsten
------------	------------	----------	----------

3.4.3 Booting in Power Graphic Mode

The following operations take place during the Power Graphic mode boot procedure:

1. In a PCI system, the PCI configuration space is initialized by the system boot procedure.
2. The card is detected
3. Configuration straps/switches are read
4. Depending on the configuration information and the selected hardware mode, the following non-initialized configuration elements must be programmed at power up with respect to:
 - ATHENA host interface
 - ATHENA drawing engine
 - Video interface (DUBIC if present)
 - RAMDAC
 - CLOCK GEN
 - VGA-CRTC

3.5 Mode Switching

3.5.1 Switching From VGA Mode to Power Graphic Mode

If the system has no DUBIC, disregard any step that mentions the DUBIC chip.

1. Make a call to the BIOS to select VGA Mode 3.
2. Disable VGA Mode.
 - Once the VGA has been disabled, reset the vgaen bits in ATHENA's CONFIG register.
3. Disable interrupts from DUBIC.
 - ❖ Note: If you'll be returning to Power Graphic mode later, make a note of the current value of DUBIC's DUB-SEL register.
 - Set DUBIC's DUB-SEL register to 40h.
4. Stop the enhanced mode sequencer.
 - Set the softreset bit in ATHENA's RESET register, then wait 1.5 μ sec.
5. Set DUBIC to Power Graphic mode.
 - Reset the blankdel and vga_en bits in DUBIC's DUB-CTL register.
6. Restart the Power Graphic sequencer.
 - Reset the softreset bit in ATHENA's RESET register, then wait 1.5 μ sec.
7. Restore the value of the DUB-SEL register of the DUBIC.
8. Restart Initialization of Power Graphic mode.

3.52 Switching From Power Graphic Mode to VGA Mode

If the system has no DUBIC, disregard any step that mentions the DUBIC chip.

1. Disable the interrupts from DUBIC.

Note : If you'll be returning to Power Graphic mode later, make a note of the current value of DUBIC's DUB-SEL register.

- Set DUBIC's DUB-SEL register to 40h.

2. Stop the Power Graphic sequencer.

- Set the softreset bit in ATHENA's RESET register, then wait 1.5 μ sec.

3. Place DUBIC in VGA mode.

- Set the srate bit in DUBIC's DUB-CTL register. If the bus mouse is enabled, set SRATE = 18. If the laser printer port is enabled, set SRATE = 2

- Set the blankdel and vga_en bits of DUBIC's DUB-CTL register.

4. Restart the Power Graphic mode sequencer.

- Reset the softreset bit in ATHENA's RESET register, then wait 1.5 μ sec.

5. Place the RAMDAC in VGA mode. Program the appropriate registers as shown below:

For the BT485 RAMDAC:

Command register 0 = 0000 0000 b

Command register 1 = 0000 0000 b

Command register 2 = 0000 0000 b

Command register 3 = 0000 0000 b

For the BT482 RAMDAC:

Command register A = 0000 0000 b

Command register B = 0001 1110 b

Command register C = 0000 0000 b

6. Program the Lookup Table (LUT) for VGA

7. Activate VGA Mode

- Set the vgaen and biosen bits of ATHENA's CONFIG register.

8. Restore the value of DUBIC's DUB-SEL register.

9. Make a call to the BIOS to select a VGA mode (for example: Mode 3 for text).

3.6 Power up and Reset

It's possible to reset ATHENA with a hard or soft reset. Both methods are explained in the following subsections.

3.6.1 Hard Reset

A hard reset results when a low pulse is applied to the reset pin of the ATHENA chip. The minimum pulse width required is 8 μ s.

On a hard reset, the following resources are reset:

- . VGA section
 - Drawing engine
 - Bus FIFO
- . Host section
 - All registers

As well, external configurations are loaded into registers, as appropriate.

Three rules must be followed for proper chip reset:

1. In the PCI configuration, no host access must occur within the first two PCLKs of a hard reset.
2. LDCLK, GCLK, and PCLK must be active during reset.
3. You must ensure that a PLL or clock oscillator oscillates within specifications when the power-up reset ends.

3.6.2 Soft Reset

A soft reset results when bit 0 of the RESET register is set to '1', then reset to '0'. On a soft reset, external strapping is not loaded.

The soft reset also initializes the Bus FIFO and all of the drawing engine. The values of the drawing registers are lost.

On the host section, some register bits are hard reset only. See Chapter 5 for more details. On the control section of the host, only three state machines are affected by the soft reset:

- IDUMP state machine
- . DMA state machine
- ADRGEN state machine

3.6.3 Configuring ATHENA in a Board-level Design

The ATHENA requires that configuration information be placed on the VD<63:0> bus during reset. The configuration information defines the available resources as well as the mode in which ATHENA will operate. More specifically, the following types of information are contained in the configuration bits:

- Hardware resources (memory banks, memory speed, etc.)
- Product ID and revision
- Host Interface information (Address mapping, 8/16-bit, etc.)
- Information used internally to control the operation of the ATHENA

There are two types of configuration bits:

- Soft configuration bits are read and used by software
- Hard configuration bits are loaded directly into internal registers

Upon reset, the contents of VD<31:0> are sent to DST0<31:0>; VD<63:32> is sent to DST1<31:0>.

- :+ Note that the destination registers must be read before any direct access to the frame buffer, or drawing engine operation is performed, in order to obtain valid data.

Configuration bus VD<63:0>

A summary of the configuration bus follows, along with a table which defines each of the configuration bits.




Figure 3-21: Configuration Bus

Legend:

- 0,1 Hard bits which must be set to the indicated value upon reset.
- H Hard bits which are loaded directly into internal registers upon reset.
- i Soft bits which software must read from the bus, invert, and then load into the appropriate internal register. *
- I Hard bits which are automatically inverted and then loaded into an internal register upon reset. *
- R Reserved bits:
- s Soft bits which software must read from the bus. These bits are not stored internally.
- S Soft bits which software must read from the bus and then load into the appropriate internal register.

Hard bits (H, I) which are loaded into other registers should be read from those destination registers, not from DST0/DST1.

* Since the bit is inverted, a pull-up will initialize it to 0, and a pull-down will initialize it to 1.

<i>VD Bus Bit</i>	<i>Definition</i>	<i>Hard/Soft Configuration</i>	<i>Where Used</i>
4:0	Internal	Hard (H)	Internally (See Figure 3-21 for values)
5	vgaen0	Hard (H)	Host (CONFIG<10:9>), VGA
15:6	Internal	Hard (H)	Internally (See Figure 3-21 for values)
18:16	PCB Revision	Soft (s)	Read from board
19	block8/	Soft (i)	Host (OPMODE<27>)
23:20	Product ID	Soft (s)	Read from board
24	vgabank0	Hard (H)	Host (OPMODE<11>)
32:25	rambank	Soft (s)	Read from board
34:33	ramspeed	Soft (s)	Read from board
35	rambank	Soft (s)	Read from board
36	HiRes/	Soft (s)	Read from board
37	vgaen 1	Hard (H)	Host (CONFIG<10:9>)
38	testwren	Hard (1)	Host (TEST<9>)
47:39	Internal	Hard (H)	Internally (See Figure 3-21 for values)
48	200MHz	Soft (i)	Host (CONFIG<2>)
49	nodubic<1>	Soft (i)	Host (CONFIG<5>)
50	nodubic<0>	Hard (I)	Host (CONFIG<4>)
52:51	hyperpg	Soft (S)	Host (OPMODE<25:24>)
53	expdev	Soft (S)	Host (CONFIG<16>)
54	tram	Soft (S)	Host (OPMODE<26>)
63:55	Internal (Host):		
55	isa	Hard (H)	Host (CONFIG<28>)
56	pci	Hard (I)	Host (CONFIG<27>)
57	above 1 meg	Hard (I)	Host (CONFIG<12>)
58	driverdy	Hard (I)	Host (CONFIG<8>)
61:59	mapsel	Hard (H)	Host (CONFIG<26:24>)
63:62	config	Hard (H)	Host (CONFIG<1:0>)

Table 3-5: Strapping Definition: ATHENA-based Design

Note: To ensure compatibility with future software, bits VD<49:48> and VD<39> should be enabled high ('1') during reset.

3.6.3.1 Special Considerations for PCI

Since the coarse decoding is done by the PCI interface module, the host-module decoding section of ATHENA is not used. This means that ATHENA will always be configured the same way:

<i>Register Bits</i>	<i>VD Bit</i>	<i>Inversion</i>	<i>Strapping</i>
config<1>	63	No	PD
config<0>	62	No	PD
mapsel<2>	61	No	PD
mapsel<1>	60	No	PU
mapsel<0>	59	No	PD
driverdy	58	Yes	PD
above1meg	57	Yes	PU
pci	56	Yes	PD
isa	55	No	PD
vgabank0	24	No	PD
vgaen0	5	No	PD

3.6.4 Reset Field Definitions

The reset fields listed in the Table 3-5 are explained in detail below:

Internal These bits are read from VD<4:0> on reset. These lines must present the value 19h during reset.

vgaen<1:0> DST<5>,CONFIG<10> VGA enable. Refer to the CONFIG register description in Chapter 5 for more details.

VGAENO and VGAENI are used to enable/disable the VGA. Only one bit is used at a time (the other one is tied to GND). The following table shows how the internal bits are initialized at reset:

- . When VGAENO is used, the 46E8 feature is enabled when the VGA is turned on.
- When VGAENI is used, the 46E8 feature is not enabled with the VGA. VGAENI should be used with the PCI interface, since PCI incorporates auto-configuration which may cause problems with the fixed decoding of the 46E8 feature.

<i>VGAENI</i>	<i>VGAENO</i>	<i>en46E8</i>	<i>CONFIG<10,9></i>	
0	0	0	0	0
0	1	1	1	1
1	0	0	1	1

This field is read from VD<37,5>.

Internal This field is read from VD<15:6> on reset. These lines must present the value 027h during reset.

**PCB
Revision**

DST0<18:16> Indicates the revision of the PCB. Refer to the DST1-0 register description in Chapter 5 for more details.

<i>Value</i>	<i>PCB Revision Level</i>
111h	0
110h	1
:	:

These bits are read from VD<19:16> on reset.

**block8/
<19>**

OPMODE<27>. Indicates VRAM support for 8-bit block mode transfers.

Refer to the OPMODE register description in Chapter 5 for more details.

Product ID

DST0<23:20> Indicates the Product ID/Platform. Refer to the DST1-0 register description in Chapter 5 for more details.

<i>Product ID</i>	<i>Product Platform</i>
11xx	ISA Bus
101x	VL Bus
100x	MCA Bus
0110	PCI Bus
0111	Reserved (do not use)
0101	To be defined (future platforms)
:	
:	
0000	

These bits are read from VD<23:20> on reset.

vgabank0

OPMODE<11> VGA Bank 0. Refer to the OPMODE register description in Chapter 5 for more details.

This bit is read from VD<24> on reset, and stored here.

**rambank
<8:0>**

DST1<0>, DST0<31:25> DST1<3> indicates the presence (when '1') of Banks 1-8. Refer to the DST1-0 register description in Chapter 5 for more details.

<i>Value</i>	<i>Bank</i>	<i>Description</i>
xxxxxxxxx1	0	8 x 128K x 8 VRAM
xxxxxxxx1x	1	8 x 128K x 8 VRAM
xxxxxxlxx	2	6 or 8 x 256K x 8 VRAM
xxxxx1xxx	3	6 or 8 x 256K x 8 VRAM
xxxxlxxxx	4	6 x 256K x 8 VRAM
xxx1xxxxx	5	4 x 256K x 16 DRAM - Reserved
xxlxxxxxx	6	Reserved
xlxxxxxxx	7	2 x 128K x 8 DRAM - Patch DRAM
1xxxxxxxx	8	4 x 64K or 256K x 16DRAM

These bits are read from VD<32:25>, VD<35> on reset.

**ramspeed
<1:0>**

DST 1<2:1> Indicates the speed of the on-board memory. Refer to the DST 1-0 register description in Chapter 5 for more details. These bits are read from VD<34:33> on reset.

Note: *All memory must be the same speed.*

<i>Value</i>	<i>Memory Speed</i>
11h	-80 (80 nanosecond access time)
Others	Reserved

HiRes/

DST1<4> Indicates that the board is capable of displaying at a resolution of 1600 x 1200. Refer to the DST 1-0 register description in Chapter 5 for more details.

<i>Value</i>	<i>Meaning</i>
0	Board supports 1600 x 1200
1	Board does not support 1600 x 1200

This bit is read from VD<36> on reset

testwren

DST 1 <6> Must be pulled up. See the TEST register description on page 5-50 for more details. This bit is read from VD<38> on reset.

Reserved

These bits, which are read from VD<39> on reset, should be pulled high during reset.

Internal

These lines are read from VD<47:40> on reset. They must present the data DFh during reset.

200MHz

This bit indicates the presence of a 200 MHz RAMDAC. Refer to the CONFIG register description in Chapter 5 for more details.

nodubic <1:0>	CONFIG<5:4>. These bits indicate the configuration of the VRAM serial port. Refer to the CONFIG register description for more details.
hyperpg	OPMODE<25:24> Support for Hyper Page mode. Refer to the OPMODE register description in Chapter 5 for more details. These bits are read from VD<52:51> during reset. Software must read these bits from DST1<20:19> and load them here.
expdev	CONFIG<16> Expansion device. Refer to the CONFIG register description in Chapter 5 for more details. Read from VD<53> during reset. Software must read this bit from DST1<21> and load it here.
tram	OPMODE<26> Type of VRAM. Refer to the OPMODE register description in Chapter 5 for more details. Read from VD<54> during reset. Software must read this bit from DST1<22> and load it here.
isa	CONFIG<28> ISA bus identification. Refer to the CONFIG register description in Chapter 5 for more details. Sampled from VD<55> on reset, this bit assumes the external strapping configuration value.
pci	CONFIG<27> In conjunction with the isa bit, determines the type of host interface. Refer to the CONFIG register description in Chapter 5 for more details. The value sampled from VD<56> on reset is inverted and stored in this bit.
abovelmeg	CONFIG<12> Mapped above 1 MB. Refer to the CONFIG register description in Chapter 5 for more details. The value sampled from VD<57> on reset is inverted and stored in this bit.
driverdy	CONFIG<8> Drive channel ready. Refer to the CONFIG register description in Chapter 5 for more details. The value sampled from VD<58> on reset is inverted and stored here.
mapsel <2:0>	CONFIG<26:24> Select base address of MGA board in system. Refer to the CONFIG register description in Chapter 5 for more details. The value is sampled from VD<61:59> on reset and loaded here.
config	CONFIG<1:0> Configuration bits. Refer to the CONFIG register description in Chapter 5 for more details. This value is sampled from VD<63:62> on reset and loaded here.

Chapter 4: Memory Mapping

This chapter summarizes the memory map for the ATHENA in both the ISA and PCI configurations, and provides an overview of the I/O space mapping for the VGA I/O and mouse port registers.

4.1 ISA and PCI Configurations

The ATHENA chip supports two bus configurations: PCI (Peripheral Component Interconnect) and ISA (Industry Standard Architecture, often called ‘AT-bus’). The major differences between these configurations are that the ATHENA memory mapping is different for PCI, and the PCI configuration includes space that is reserved for system configuration (the ISA configuration has no ‘configuration space’).

4.1.1 Configuration Space Mapping

The configuration space is supported only for PCI devices. When modes other than PCI are selected, this space (and its registers) are invisible and unused. The entire configuration space is decoded by ATHENA.

<i>Offset (1)</i>	<i>Name</i>	<i>Access</i>	<i>ResetValue</i>
00	DEVID	R	0000 1101 0001 0000 0001 0000 0010 1011b
04	DEVCTRL	R/W	0000 0100 0000 0000 0000 0000 1000 0000b
08	CLASS	R	0000 0011 0000 0000 0000 0000 0000 0000b
0c	HEADER	R	0000 0000 0000 0000 0000 0000 0000 0000b
10	TERMBASE	R/W	0000 0000 0000 0000 0000 0000 0000 0000b
30	ROMBASE	R/W	0000 0000 0000 0000 0000 0000 0000 0000b
c3	INTCTRL	R/W	0000 0000 0000 0000 0000 0000 0001 1111 1111b
40	OPTION	R/W	0000 0000 0000 0000 0000 0000 0000 0000b

Table 4-1: ATHENA Configuration Space Mapping

4.2 Memory Space Mapping

4.2.1 ISA Interface

All extensions to Power Graphic mode are mapped in the memory space, as well as in the VGA frame buffer and in the VGA BIOS.

<i>Address</i>	<i>Device Decoded</i>	<i>Condition (1)</i>
0A0000h-0BFFFFh	VGA frame buffer	If vgaen is active.
0C0000h-0C7FFFh	VGA BIOS ROM	If biosen is active.
0AC000h-0AFFFFh	MGA Power Graphic Mode	If MAPSEL1 is selected and the VGA is either disabled or VMAPSEL = 1 (2)
0C8000h-0CBFFFh	”	If MAPSEL2 is selected.
0CC000h-0CFFFFh	”	If MAPSEL3 is selected.
0D0000h-0D3FFFh	”	If MAPSEL4 is selected.
0D4000h-0D7FFFh	”	If MAPSEL5 is selected.
0D8000h-0DBFFFh	”	If MAPSEL6 is selected.
0DC000h-0DFFFFh	”	If MAPSEL7 is selected.

Table 4-2: ATHENA ISA Interface Memory Mapping

(1) Refer to the CONFIG register description in Chapter 5 for information on the control bits used to select the map options.

(2) VMAPSEL is located at I/O address 3CF, Index 6, Bit 3.

Refer to Table 4-4 for the Power Graphic Mode memory mapping for both the ISA and PCI interfaces.

4.2.2 PCI Interface

The memory mapping for PCI mode is shown below:

<i>Address Offset Range</i>	<i>Device Decoded</i>	<i>Condition</i>
000A0000h-000BFFFFh	VGA Frame Buffer	If vgaen and memspace are active
nnnn0000h-nnnn7FFFh or nnnn8000h-nnnnFFFFh	VGA BIOS ROM (1)	If biosen and memspace are active
mmmm0000h-mmmm3FFFh or mddd4000h-mddd7FFFh or mddd8000h-mdddBFFFh or mdddC000h-mdddFFFFh	MGA Power Graphic Mode (2)	If memspace is active

Table 4-3: ATHENA PCI Interface Memory Mapping

(1) The exact location in the memory space depends on the ROMBASE register. Because ATHENA is decoded as a VGA device, the ROM should be mapped at 000C0000h by the system BIOS as specified in the *PCI Bus Specification*.

(2) The exact location in the memory space depends on the TERMBASE register.

4.2.3 Power Graphic Mode Mapping (ISA and PCI)

<i>Address Offset Range</i>	<i>Condition</i>	<i>R/W</i>	<i>Mnemonic</i>	<i>Device Decoded</i>
0000h-1 BFFh	VgaEn/ & PseudoDma/	R/W	VRAMWIN	7K VRAM window
0000h-1 BFFh	VgaEn/ & PseudoDma	W	DMAWIN	7K Pseudo-DMA window (1)
0000h-1 BFFh	VgaEn/ & PseudoDma	R	IDUMP	7K Pseudo-DMA window (1)
1 C00h-1 FFFh		R/W	INTREG	ATHENA internal registers (2)
2000h-3BFFh	VgaEn/ & PseudoDma/	R/W	Reserved	7K VRAM window (redundant) Reserved
3C00h-3C7Fh		R/W	RAMDAC	RAMDAC (3)
3C80h-3CFFh		R/W	DUBIC	DUBIC (3)
3D00h-3D7Fh		R/W	VIWIC	VIWIC (3)
3D80h-3DFFh	ExpDev/	W	CLKGEN	EXPSL/ (3)
3D80h-3DFFh	ExpDev	R/W	CLKGEN	EXPSL/ (3)
3E00h-3FFFh	ExpDev	R/W	EXPDEV	EXPSU (3)

Table 4-4: ATHENA Power Graphic Mode Memory Mapping

- Refer to Section 3.2.4.2, 'Pseudo DMA', for more information.
- Refer to the following tables for definitions and specific addresses of the ATHENA internal registers.
- In the external device range, all devices are double-word aligned and only accessible on byte 0. Only byte 0 accesses are allowed. Word and double-word accesses will cause unpredictable results.

<i>Offset (1)</i>	<i>Name</i>	<i>Category (2)</i>	<i>Access</i>	<i>ResetValue</i>
1C00	DWGCTL	F	W	0000 0000h
1C04	MACCESS	F	W	0000 0000h
1C08	MCTLWTST	F	W	FFFF FFFFh
1C10	DSTI-0	D	R	Loaded from vd<63:0>
1C18	ZMSK	F	W	XXXX XXXXh
1C1C	PLNWT	F	W	XXXX xxxxxh
1C20	BCOL	F	W	XXXX XXXXh
1C24	FCOL	F	W	xxxx xxxxxh
1C30	SRCO-3	FD	W	XXXX XXXXh
1C40	XYSTRT	FKD	W	xxxxxxxxxxh
1C44	XYEND	FKD	W	XXXX XXXXh
1C50	SHIFT	FKD	W	XXXX xxxxxh
1C58	SGN	FKD	W	xxxxxxxxxxh
1C5C	LEN	FKD	W	XXXX XXXXh
1C60	AR0	FKD	W	XXXX XXXXh
1C64	AR1	FKD	W	XXXX XXXXh
1C68	AR2	FKD	W	XXXX XXXXh
1C6C	AR3	FKD	W	XXXX XXXXh
1C70	AR4	FKD	W	XXXX XXXXh
1 c74	AR5	FKD	W	XXXX xxxxxh
1C78	AR6	FKD	W	XXXX XXXXh
1C8C	PITCH	FK	W	XXXX XXXXh
1C90	YDST	FKD	W	(7)
1C94	YDSTORG	FK	W	XXXX XXXXh
1C98	YTOP	FK	W	XXXX xxxxxh
1C9C	YBOT	FK	W	XXXX XXXXh
1CA0	CXLEFT	FK	W	XXXX XXXXh
1 CA4	CXRIGHT	FK	W	xxxx XXXXh
1CA8	FXLEFT	FKD	W	xxxx XXXXh
1 CAC	FXRIGHT	FKD	W	XXXX XXXXh
1CB0	XDST	FKD	W	XXXX XXXXh
1CC0	DRO	FD	W	XXXX XXXXh
1CC4	DR1	FD	W	XXXX XXXXh
1CC8	DR2	F	W	XXXX XXXXh
1CCC	DR3	F	W	XXXX XXXXh
1CD0	DR4	FD	W	XXXX XXXXh
1CD4	DR5	FD	W	XXXX XXXXh
1CD8	DR6	F	W	XXXX XXXXh
1 CDC	DR7	F	W	XXXX XXXXh
1 CE0	DR8	FD	W	XXXX XXXXh
1 CE4	DR9	FD	W	XXXX XXXXh
1CE8	DR10	F	W	XXXX XXXXh
1CEC	DR11	F	W	XXXX XXXXh
1 CFO	DR12	FD	W	XXXX XXXXh
1 CF4	DR13	FD	W	XXXX XXXXh
1 CF8	DR14	F	W	XXXX XXXXh
1 CFC	DR15	F	W	XXXX XXXXh
1D00-1DFC	Same register mapping as 000-OFC range (3)			

(continued on the next page)

<i>Offset (1)</i>	<i>Name</i>	<i>Category (2)</i>	<i>Access</i>	<i>Reset Value</i>			
1E00	VRAMPAGE	-	R/W	xxxx XXXXh			
1E08	BYTACCDATA		R	XXXX XXXXh			
1E0C	ADRGEN	-	R	xxxx XXXXh			
1E10	FIFOSTATUS		R	21XX 0220h			
1E14	STATUS		R	0000 000Xh			
1E18	ICLEAR	-	W	0000 0000h			
1E1C	IEN		R/W	0000 0000h			
1E28	INTSTS (10)		R/W				
1E40	RST		R/W	0000 0000h			
1E44	TEST		R/W	(7)			
1E48	REV		R	A268 1702h			
1E50	CONFIG		R/W	(7)			
1E54	OPMODE	-	R/W	(7)			
1E5C	CRTC_CTRL	-	R/W	0000 0000h			
				<i>Hercules</i>	<i>CGA</i>	<i>EGA</i>	<i>VGA</i>
1FB0	(8)	V	R/W	√		√	
1FB1	(9)	V	R/W	√		√	
1FB2	(8)	V	R/W	√		√	
1FB3	(9)	V	R/W	√		√	
1FB4	CRTC-ADDR (5)	V	R/W	√		√	√
1FB5	CRTC-DATA (5)	V	R/W	√		√	√
1FB6	(8)	V	R/W	√		√	
1FB7	(9)	V	R/W	√		√	
1FB8	HER-MODE	V	R/W	√			
1FB9	HER_LP_SET	V	R/W	√			
1FBA	MISC_ISTAT1(5)	V	R	√		√	√
	FEAT_CTL	V	W			√	√
1FBB	HER_LP_CLR	V	R/W	√			
1FBF	HER-CONF	V	R/W	√			
1FC0	AT-I-R-ADDR (4)	V	R/W			√	√
1FC1	Am-DATA	V	R			√	√
1FC2	MISC_ISTAT0	V	R			√	√
	MISC-OUT	V	W			√	√
1FC3	MISC-ISTAT0	V	R/W			√	
	MISC-OUT	V	W			√	
1FC4	SEQ_ADDR	V	R/W			√	√
1FC5	SEQ_DATA	V	R/W			√	√
1FC7	DAC_STATUS	V	R				√
1FCA	FEAT_CTL	V	R			√	√
1FCC	MISC-OUT	V	R				√
1FCE	GCTL_ADDR	V	R/W			√	√
1FCF	GCTL_DATA	V	R/W			√	√
1FD0	(8)	V	R/W		√	√	
1FD1	(9)	V	R/W		√	√	
1FD2	(8)	V	R/W		√	√	
1FD3	(9)	V	R/W		√	√	
1FD4	CRTC-ADDR (5)	V	R/W		√	√	√
1FD5	CRTC-DATA (5)	V	R/W		√	√	√
1FD6	(8)	V	R/W		√	√	

(continued on the next page)

<i>Offset (1)</i>	<i>Name</i>	<i>Category (2)</i>	<i>Access</i>	<i>Hercules</i>	<i>CGA</i>	<i>EGA</i>	<i>VGA</i>
1FD7	(9)	V	R/W		√	√	
1FD8	CGA-MODE	V	R/W		√		
1FD9	CGA_COL_SL	V	R/W		√		
1FDA	MISC_ISTAT1 (5)	V	R		√	√	√
	FEAT-CTL	V	W			√	√
1 FDB	CGA_LP_CLR	V	R/W		√	√	√
1FDC	CGA_LP_SET	V	R/W		√	√	√
1FDE	AUX_ADDR	V	R/W	√	√	√	√
1FDF	AUX_DATA	V	R/W	√	√	√	√

Table 4-5: ATHENA Register Mapping

Notes:

Any location within the 1C00h–1FFFh offset range that is not identified in Table 4-5 should be considered as reserved.

(1) The address offsets provided are relative to the MGA Power Graphic mode base memory address, as shown in Table 4-2.

(2) The **Category** refers to the special characteristics of each register. The following categories are defined:

- D This register is a drawing engine dynamic register. This means that the contents of the register may be modified by a drawing cycle. You must wait until the drawing engine is idle before you can read dynamic registers.
- F The data for this register is passed through the Command FIFO. The Command FIFO contents are sent to the drawing engine only when it is ready to use them. This is the method used to synchronize the software with the drawing engine (no access to drawing engine registers should be attempted when the FIFO is full). This means that it is guaranteed that a register will be written only when the FIFO is empty. A register should only be read when the FIFO is empty, in order to be sure that the contents of that register are stable.
- K These registers can be initialized when the memory sequencer is not idle. It is then preferable to initialize them first (when required) in order to achieve higher performance.
- V These BYTE registers are in the VGA module. They are accessed in the same way as the VGA I/O port, except that they are memory mapped.

(3) When a register is accessed in this range, this indicates to the drawing engine to start a drawing cycle.

(4) A read from port 1FBA/1FDAh resets this port to the Attributes Address register. The first read or write to this register after a 1FBA/1FDAh reset accesses the attributes index, and the next read or write accesses the palette. Subsequent reads or writes to this register toggle between index and palette.

(5) D0=0 of the MISC-OUT register sets the CRTC registers to 1FBXh and the input status 1 to 1FBA. D0=1 of the MISC-OUT register sets the CRTC registers to 1FDXh and the input status 1 to 1FDAh.

(Notes continue on the next page)

- (6) See the VGA_SUBSYS register description for more information.
- (7) **Reset Values.** The following table lists register reset values that were too wide for the previous table:

<i>Byte Offset (1)</i>	<i>Name</i>	<i>Reset Value</i>
1C90	YDST	XXXX XXX0 XXXX XXXX XXXX XXXX XXXX XXXX b
1E44	TEST	0000 0000 0000 0000 0000 0000 0000 0000 0000 b
1E50	CONFIG	000H HHHH 0000 0000 000H 000H 0000 000H b
1E54	OPMODE	0000 0000 0000 0000 0000 H000 0000 0000 b

Legend

X = Undefined
H = Sampled on hard reset

- (8) Alternate addresses of 1FB4h/1FD4h.
- (9) Alternate addresses of 1FB5/1FD5h.
- (10) This register only exists in the PCI configuration.

4.3 I/O Mapping

Two different devices are mapped in the I/O space: the VGA I/O registers, and the mouse port. The I/O mapping remains the same for the ISA and PCI configurations.

Port	Name	Access	Decoded as:			
			Hercules	CGA	EGA	VGA
238h	Mouse data register (6)	R				
23Ah	Mouse control register (6)	R/W				
23Bh	Mouse configuration register (no write effect) (6)	W				
23Ch	Mouse data register (6)	R				
23Eh	Mouse control register (6)	R/W				
23Fh	Mouse configuration register (no write effect) (6)	W				
3B0h	(3)	R/W	√		√	
3B1h	(4)	R/W	√		√	
3B2h	(3)	R/W	√		√	
3B3h	(4)	R/W	√		√	
3B4h	CRTC_ADDR (2)	R/W	√		√	√
3B5h	CRTC_DATA (2)	R/W	√		√	√
3B6h	(3)	R/W	√		√	
3B7h	(4)	R/W	√		√	
3B8h	HER-MODE	R/W	√			
3B9h	HER_LP_SET	R/W	√			
3BAh	MISC_ISTAT1 (2)	R	√		√	√
	FEAT-CTL	W			√	√
3BBh	HER_LP_CLR	R/W	√			
3BFh	HER-CONF	R/W	√			
3C0h	ATTR_ADDR (1)	R/W			√	√
3C1h	Am-DATA	R			√	√
3C2h	MISCJSTATO	R			√	√
	MISC-OUT	W			√	√
3C3h	MISCJSTATO	R			√	
	MISC-OUT	W			√	
3C4h	SEQ_ADDR	R/W			√	√
3C5h	SEQ_DATA	R/W			√	√
3C6h	Pixel Mask Register (7)	R/W				√
3C7h	Pixel Read Address Register (7)	W				√
	DAC_STATUS	R				√
3C8h	Palette Write Address Register (7)	R/W				√
3C9h	16/8-bit Color Palette Data (7)	R/W				√
3CAh	FEAT-CTL	R			√	√
3CBh	Reserved	W	√	√	√	√
3CCh	MISC-OUT	R				√
3CDh	Reserved	W	√	√	√	√
3CEh	GCTL_ADDR	R/W			√	√
3CFh	GCTL_DATA	R/W			√	√

(continued on the next page)

Port	Name	Access	Decoded as:			
			Hercules	CGA	EGA	VGA
3D0h	(3)	R/W		√	√	
3D1h	(4)	R/W		√	√	
3D2h	(3)	R/W		√	√	
3D3h	(4)	R/W		√	√	
3D4h	CRTC_ADDR (2)	R/W		√	√	√
3D5h	CRTC_DATA (2)	R/W		√	√	√
3D6h	(3)	R/W		√	√	
3D7h	(4)	R/W		√	√	
3D8h	CGA-MODE	R/W		√		
3D9h	CGA_COL_SL	R/W		√		
3DAh	MISC_ISTAT1 (2)	R		√	√	√
	FEAT_CTL	W			√	√
3DBh	CGA_LP_CLR	R/W		√	√	√
3DCh	CGA_LP_SET	R/W		√	√	√
3DDh	Reserved	R/W				
3DEh	AUX_ADDR	R/W	√	√	√	√
3DFh	AUX_DATA	R/W	√	√	√	√
3B0 to 3DF	EXPSL/ (8)	R/W	√	√	√	√
46E8h	Video Subsystem Access/Setup Enable (5)	W	√	√	√	√
102h	Video Subsystem Enable (5)	W	√	√	√	√

Table 4-6: I/O Mapping

- (1) A read from Port 3BA/3DAh resets this port to the attributes address register. The first read/write to this register after a 3BA/3DAh reset accesses the attributes index, and the next read/write accesses the palette. Subsequent reads or writes to this register toggle between index and palette.
 - (2) D0=0 of the miscellaneous output register sets: CRTC registers to 3BXh; input status 1 to 3BA. D0=1 of the miscellaneous output register sets: CRTC registers to 3DXh; input status 1 to 3DA.
 - (3) Alternate addresses of 3B4/3D4h.
 - (4) Alternate addresses of 3B5/3D5h.
 - (5) In the PCI configuration, these locations are only decoded for write operations. Snooping is always enabled. In the ISA configuration, these locations are decoded only when the 'VGAENO' bit is sampled active on reset, otherwise, they are not decoded.
 - (6) For more details refer to the OPMODE register description for bits 8 and 9 contained in Chapter 5. Refer to the *MGA DUBIC Specification* for more information about these registers.
 - (7) In the PCI configuration, snooping is enabled on these locations if 'vgasnoop' is active. Otherwise, normal access is performed.
 - (8) In the PCI configuration, external expansion space is never enabled during an I/O cycle.
- ❖ Note that the 3B0–3BB, 3BF–3C5, and 3CA–3DF ranges are always decoded when VGA is enabled, even when there is no register located at a specific address. The 3BC–3BE range is never decoded.

Chapter 5: Register Descriptions


T*his chapter contains a description of each of the Power Graphic and VGA mode registers of the ATHENA chip, listed in address order for each mode.*

Note that Tables 4-5 and 4-6 list all of the registers in address order. In addition, lists of all registers (and the Power Graphic mode register fields) are presented in alphabetical order at the back of this manual.

5.1 Register Descriptions

5.1.1 Power Graphics Mode Registers

SAMPLE_PG Sample Power Graphic Mode Register Description



- field1** FIELD1 . Detailed description of the <field1> field, which comprises bits <22:0> 22 to 0.
- field2** FIELD2. Detailed description of the <field2> field, which is bit 23.
- field3** FIELD3. Detailed description of the <field3> field, which comprises bits <26:24> 26 to 24.
- Reserved** Reserved: Writing has no effect.

Power Graphic Mode register descriptions contain a (double-underlined) header which indicates the register’s mnemonic abbreviation and its full name. Below the header, the memory address (1C00 for example), attributes, and reset value for the register are provided. Next, an illustration of the register identifies the locations of all the bits, which are then described in detail below the illustration.

Memory Address

The addresses of all the Power Graphic mode registers are provided in Chapter 4.

Attributes

The Power Graphic mode attributes are:

- R: Read Only
- W: Write Only
- R/W: Read and Write
- D: Dynamic. The contents of the register may be modified by a drawing cycle. Before such registers can be read, the drawing engine must be idle.
- F: FIFO. Data for this type of register is passed through the Command FIFO. The contents of the Command FIFO are used by the drawing engine only when the drawing engine is ready to access them. This is the method used to synchronize the software with the drawing engine (no **access to the drawing engine registers should be attempted when the FIFO is full**). This also means that a register is guaranteed to be written only when the FIFO is empty. The drawing engine registers should only be read when the FIFO is empty to make sure that the contents of the register are stable.
- K: These registers can be initialized when the memory sequencer isn’t idle, so it’s preferable to initialize them first (when required) to achieve higher performance.

Reset Value

The reset values for the Power Graphic mode registers can be expressed as hexadecimal or binary values. Most bits are reset on both soft and hard reset. Some bits are reset on hard reset only (those bits are underlined when they appear in the register description header next to **Reset Value**).

- 000X 0000h (h = Hexadecimal)
- 0000 0000 0X00 00HO 0000 0000 0000 0000b (b = Binary)

Legend:

X= Undefined

H = Sampled on hard reset

5.1.2 VGA Mode Registers

Sample VGA Mode Register Description

SAMPLE_VGA

Memory Address <addr>	I/O Address <addr>	Index <index>
Reserved	D5 D4	D3-D2 D1 D0
I	I w - - - - - I I	
7	6	5
4	3	2
1	0	

D0 A detailed description of the function of data bit 0.

D1 A detailed description of the function of data bit 1.

D3-D2 A detailed description of the function of the data field which contains bits 2 and 3, etc.

ATHENA VGA Mode register descriptions contain a (single-underlined) header which indicates the register's name and type (such as CRT Controller or Sequencer, etc.). Below the header, the memory address (1 COO for example), I/O address, and the offset index for the register are indicated. Next, an illustration of the register identifies the locations of all the bits, which are then described in detail below the illustration.

Memory Address

This address is an offset from the Power Graphic mode base memory address. The memory addresses can be read, write, color, or monochrome, as indicated. Note that some of the VGA mode registers have no memory address and some have no index.

I/O Address

These addresses are I/O ports. The I/O addresses can be read, write, color, or monochrome, as indicated.

Index

This is the indexed address of the specific register.

5.2 Power Graphic Mode Register Descriptions

DEVID


Device ID

Configuration

Space Address 00

Attributes R

Reset Value 0000 1101 0001 000000010000 0010 1011b



device
<31:16>

DEVICE identifiers. The data is the 5-bit ASCII code for the first three characters of the string: "ATHENA".

vendor
<15:0>


The Matrox VENDOR identifier for PCI: 0x102B.

Configuration

Space Address 04

Attributes R/W

Reset Value 0000 0100 0000 0000 0000 0000 1000 0000b



- Reserved**
<31:27>

Reserved: This field is always read as 0.
- devselm R**
<26:25>

DEvICE SElect TIMing. Specifies the timing of devsel. It is read as 01.
- Reserved**
<24:8>

Reserved: This field is always read as 0.
- waitcycle R**
<7>

WAIT CYCLE: Specifies that ATHENA will perform continuous address/data stepping. This bit is always read as 1.
- Reserved**
<6>

Reserved: This field is always read as 0.
- vgasnoop R/W**
<5>

VGA SNOOPing. Controls how ATHENA will handle access to the PCI system palette register (as described in Section 3.10 of the *PCI Local Bus Specification*, Revision 2.0).

 - . 0: Respond to a palette access.
 - 1: Enable special snooping behavior.
- Reserved**
<4:2>

Reserved: This field is always read as 0.
- memspace R/W cl**

Device response to MEMory SPACE access. This bit controls all memory spaces (EPROM, VGA frame buffer, and Power Graphic mode memory space).

 - 0: Disable the device response
 - 1: Enable the device response
- iospace R/W <0>**


Device response to I/O SPACE access. This bit controls all I/O space (VGA I/O, and Mouse port).

 - 0: Disable the device response
 - 1: Enable the device response

Configuration
Space Address 08

Attributes R

Reset Value 0000 0011 S000 0000 0000 0000 0000 0000b



class<31:9> Device CLASS. Identifies the generic function of the device and a specific register-level programming interface according to the PCI specification. Two values can be read in this field according to the value of the CONFIG register's vgaen field in the host interface:

<i>vgaen</i>	<i>Value</i>	<i>Meaning</i>
0	038000h	Other display controller
1	030000h	Super VGA-compatible controller

revision<8:0> REVISION. Contains the current board revision. This value is always read as 0.


HEADER

Header

Configuration
Space Address 0C

Attributes R

Reset Value 0000 0000 0000 0000 0000 0000 0000 0000b



Reserved<31:24> Reserved: This field is always read as 00h.

header<23:16> HEADER layout. Specifies the layout of bytes 10h through 3Fh in the configuration space. Also specifies that the current device is a single function device. This field is always read as 00h.

Reserved<15:0> Reserved: This field is always read as 0000h.

Terminator Base Address


TERMBASE

Configuration

Space Address 10

Attributes R/W

Reset Value 0000 0000 0000 0000 0000 0000 0000 0000b



termbase
<31:14>

TERMinator (Power Graphic) BASE Address. Specifies the base address of the Power Graphic mode memory space. Mapping in this 16KB space is decoded by ATHENA itself. Refer to Chapter 4 for more information.

Reserved
<13:0>

Reserved: This field is always read as 0.

ROM Base Address


ROMBASE

Configuration

Space Address 30

Attributes R/W

Reset Value 0000 0000 0000 0000 0000 0000 0000 0000b



rombase
<31:15>

EPROM BASE address. Specifies the base address of the EPROM. This field's attribute changes, depending on the value of the CONFIG register's biosen field:

<i>biosen</i>	<i>ROMBASE Attribute</i>
0	RO. Read as 0
1	R/W

Reserved
<14:1>

Reserved: This field is always read as 0000h.

romen<0>

ROM ENable. Enable the ROM. This field's attribute changes, depending on the value of the CONFIG register's biosen field:


<i>biosen</i>	<i>ROMEN Attribute</i>
0	RO. Read as 0
1	R/W

Configuration

Space Address 3C

Attributes R/W

Reset Value 000000000000000000000001 1111 1111b



Reserved Reserved: This field is always read as 0000h.
<31:16>

intpin R Selected INTerrupt PINs. This field is always read as lh, since INTA is used as the
<15:8> interrupt pin.


intline R/W INTerrupt LINE routing. This R/W field is used to communicate interrupt line routing
<7:0> information. It is initialized at power-up to identify for the device drivers which device interrupt pin has been connected to which system interrupt controller pin. The value FFh is defined as 'unknown' or 'no connection' to the interrupt controller.

Configuration

Space Address 40

Attributes R/W

Reset Value 0000 0000 0000 0000 0000 0000 0000 0000b



Reserved <31:2> Reserved: This field is always read as 0000h.


speed<1:0> SPEED. This field is used to select the sequence access on the TAD bus, depending on the current PCI bus speed. This field only affects the 0000-1FAF and 1FE0-3FFF ranges in the 16K window.

speed	pciclk MHz	cmd: time (#clk):(ns)	!cmd: time (#clk):(ns)	cycle: time (#clk):(ns)
00	33	3.5 : 105	2.5 : 75	6 : 180
01	33	3.0 : 90	2.0 : 60	5 : 150
01	25	3.0 : 120	2.0 : 80	5 : 200
10	25	2.5 : 100	1.5 : 60	4 : 160
11	Reserved			

Memory Address 1C00

Attributes W-F

Reset Value 0000 0000 h



opcode
<3:0>

Operation CODE: The opcode field defines the operation selected by the drawing engine, and also affects the operation of the VRAM interface section.

Function	Subfunction	opcode	
		Value	Mnemonic
Line		0000	LINE-OPEN
	AUTO	0001	AUTOLINE-OPEN
	WRITE LAST	0010	LINE-CLOSE
	AUTO, WRITE LAST	0011	AUTOLINE CLOSE
Trapeziod		0100	TRAP
Bitblit	VRAM -> VRAM	1000	BITBLT
	HOST -> VRAM	1001	ILOAD
	VRAM -> HOST	1010	IDUMP

All other opcodes are reserved and should not be used.

atype
<5:4>

Access TYPE: The atype field is used to define the type of access to the VRAM that is performed.

atype		VRAM Access
Value	Mnemonic	
00	RPL	Write (replace)
01	RSTR	Read modify write (raster)
10	ANTI	Anti-aliased
11	ZI	Depth mode with Gouraud shading

blockm
<6> BLOCK Mode: Specifies whether or not the destination will be written in block mode.

- 0 Normal write access
- . 1 Block mode write selected


linear
<7> LINEAR mode: Specifies if the BITBLIT source is linear or XY.

- . 0 XY bitblit
- 1 Linear bitblit

bop
<19:16> Boolean Operation between a source and a destination. The table below shows the various functions performed by the Boolean ALU in 1, 8, 16, and 32 bits/pixel modes. During block mode operations, bop must be set to 1100 (Ch).

<i>bop</i>	<i>Function</i>
0000	0
0001	-(D I S)
0010	D & - S
0011	-S
0100	(-D) & S
0101	-D
0110	D ^ S
0111	-(D & S)
1000	D & S
1001	-(D ^ S)
1010	D
1011	D I -S
1100	S
1101	(-D) I S
1110	DIS
1111	

trans
<23:20> TRANSlucidity: Specifies the percentage of opacity of the object. The opacity is realized by writing one over ‘n’ pixels. The trans field specifies the following transparency patterns (where 1 is opaque and 0 is transparent):



alphadit
<24>

ALPHA DIThering and shading enabled : Specifies whether the RED shader is used to generate the Alpha channel in 32 bits/pixel mode.

- 0: forcol<31:24> is used
- . 1: DR5<28:15> is used

bltmod
<26:25>

BLIT MODE selection: This field must be valid for BLITs without anti-aliasing:

<i>bltmod</i>		<i>Usage</i>
<i>Value</i>	<i>Mnemonic</i>	
00	BMONO	Source operand is monochrome in 1 bits/pixel .
01	BPLAN	Source operand is monochrome from one plane.
10	BFCOL	Source operand is color. Source is formatted when it comes from the host. Fast clipping can be used during VRAM to VRAM BLITs.
11	BUCOL	Source operand is color. Source is in 32 bits/pixel when it comes from the host. Fast clipping can't be used during VRAM to VRAM BLITs.

This field must contain the value BFCOL in order to handle the line style properly for line drawing using line style.

zdrwen
<25>

Z DRaW comparison ENabled: This field is shared with another field (see bltmod, above). It must be valid for drawing using depth. This bit specifies whether or not Z comparison is used.

- 0 Don't use depth comparison
- 1 Use depth comparison


- zlte**
<26> Z written when Less Than or Equal: This field is shared with another field. It must be valid for drawing using depth. This bit specifies whether Z is written when it is equal.
- . 0 Pixel is updated if depth is <
 - . 1 Pixel is updated if depth is \leq
- afor**
<27> Anti-aliasing **FO**Reground color selected: This field is shared with the **hgbr** field. It must be valid when anti-aliasing is selected. This bit performs the first color selection for the anti-aliasing.
- 0 **DR5**<22:15>, **DR9**<22:15>, and **DR 13**<22:15> are used
 - 1 **FORCOL**<23:0> is used
- hbgr** **<27>** Host data in BGR format: This field is shared with the **afor** field.
- For **ILOAD** when **bltmod** = **BUCOL**
- 0 Source data is in BGR format
 - . 1 Source data is in RGB format
- For **ILOAD** when **bltmod** = **BMONO**
- 0 Source data is in endian format
 - . 1 Source data is in Windows format
- abac**
<28> Anti-aliasing **BAC**kground color selected: This field is shared with the **hcprs** field. It must be valid when anti-aliasing is selected. This bit performs the second color selection for the anti-aliasing.
- 0 Current pixel is selected
 - 1 **BACKCOL**<23:0> is selected

hcprs <28>	Host data is ComPReSsed : This field is shared with the abac field. It must be valid for color BLITs when the source data comes from the host and the data is in 24-bit true color format. . 0 Source data is 32 bit/pixel ▪ 1 Source data is 24 bit/pixel
pattern <29>	PATTERNing enable: This bit specifies whether patterning is enabled when performing BLIT operations. ▪ 0 Patterning is disabled . 1 Patterning is enabled This bit also specifies whether the two banks are to be cleared in parallel when block mode is enabled when fbm = 01XX. Note that when the two banks are cleared in parallel, the fringes aren't processed correctly, and so must be processed separately. ▪ 0 One bank only . 1 Two banks in parallel
transe <30>	TRANSpa rency Color enabled: This field must be valid for BLITs with color expansion. This bit specifies whether the background color is written. . 0 Background color is opaque ▪ 1 Background color is transparent
Reserved <31,24,15:8>	Reserved: Writing has no effect.

Memory Address 1C04

Attributes W- F

Reset Value 0000 0000 h

**pwidth**
<1:0>

Pixel WIDTH: Specifies the pixel width for drawing.

<i>pwidth</i>		
<i>Value</i>	<i>Mnemonic</i>	<i>Mode</i>
00	PW8	8 bits/pixel
01	PW16	16 bits/pixel
10	PW32	32 bits/pixel
11	—	Reserved

fbc
<3:2>

Frame Buffer Configuration: Specifies if the double buffer is used when drawing.

<i>fbc</i>		
<i>Value</i>	<i>Mnemonic</i>	<i>Mode</i>
00	SBUF	Full pixel width
01	—	Reserved
10	DBUFA	Buffer A
11	DBUFB	Buffer B

When the system is in double-buffer mode, and pwidth specifies 8 bits/pixel (4 bits per buffer) or 32 bits/pixel (16 bits per buffer), the plane write mask *must be used* in order to prevent modification of the pixels in the other corresponding buffer. When pwidth specifies 16 bits/pixel, only the targeted buffer will be modified. In this case, the plane write mask *must not be used* with ZI drawing when fbm = 10.

Reserved
<31:4>


Reserved: Writing has no effect.

Memory Address 1 CO8

Attributes W-F

Reset Value FFFF FFFF h

mctlwtst



mctlwtst
<31:0>

Memory **ConTroL WaiT SState** register: Specifies the number of wait states added to the memory sequencer. For each part of the memory cycle, a different 2-bit subfield is used. The contents of this register depend on of the type and speed of the RAM, and on the board configuration. Each subfield is defined as follows:

- mctlwtst<x+ 1 :x>
- 00 1 gclk
- 01 2 gclks
- 10 3 gclks
- 11 4 gclks

<i>Description</i>	<i>Mnemonic</i>	<i>Register Field</i>
DEFAULT	DFLT	mctlwtst<1:0>
RAS SETUP	R_SU	mctlwtst<3:2>
RAS HOLD	R_HD	mctlwtst<5:4>
CAS SETUP	C_SU	mctlwtst<7:6>
HOST DELAY	HOST-D	mctlwtst<9:8>
CAS HOLD	C_HD	mctlwtst<11:10>
READ CAS HOLD	RC_HD	mctlwtst<13:12>
HYPER READ CAS HOLD	HRC_HD	mctlwtst<15:14>
Z READ CAS HOLD	ZRC_HD	mctlwtst<17:16>
RAS PRECHARGE	R_PR	mctlwtst<19:18>
ZI RAS HOLD	ZIR_HD	mctlwtst<21:20>
HYPER READ RAS PRECHARGE	HRR_PR	mctlwtst<23:22>
Z RAD HOLD	ZR_HD	mctlwtst<25:24>
SWITCH BUS	SWT_B	mctlwtst<27:26>
WAIT	W_	mctlwtst<29:28>
LAST PIXEL	L P	mctlwtst<31:30>

Programming mctlwtst (80 ns VRAMs):

1. C4001010h
2. C4001110h (one more gclk for BUCOL ILOAD access)

C4001010h is the default value to use, except for BUCOL ILOADs. In the latter case, mctlwtst is programmed to C4001110h prior to the BUCOL ILOAD execution. It's put back to C4001010h when the BUCOL ILOAD execution has finished.

Destination in

DST1-0

Memory Address 1C10 **Attributes** R- D

Reset Value Loaded from vd<63:0>


63	32 31	0
dstil	dsti0	

dsti0
<31:0>
dstil
<63:32>

DeSTination In register: The dsti0 and dstil fields are used to load configuration data on reset. The destination registers are normally used by the drawing engine. They are readable, however, since their values are initialized from the data bus on reset (breset). Note that the registers must be read before any direct access to the frame buffer or drawing engine operation is performed in order to obtain valid data.

For more information on the definition of each bit on power up, refer to Section 3.6, 'Power Up and Reset'.

Memory Address	1C18	Attributes	W-F	Reset Value	XXXX XXXX h
----------------	------	------------	-----	-------------	-------------




- zcol<3:0>** Z COLor: This field is used by the Depth Mask ALU as the source operand.
- plnzmsk <7:4>** PLaNe Z MaSK: These bits are used to select the plane on the ZTAG RAM.
- zten <8>** Z tag ENable: When 0, ZTAG RAM writes are inhibited; when 1, ZTAG RAM writes are enabled (refer to Section 6.3.3 for more information).
- zcolblk <9>** Z COLor select in BLock mode: This bit is used to load the ZTAG with 0 or 1 when in block mode.
- Reserved <31:10>** Reserved: Writing has no effect.

Notes:

Since the ZTAG is used as a tag for the depth buffer, the following values are typically used:

Operation	zcolblk	zcol	plnzmsk
Z drawing	X	0000	1111
Z clear (all)	1	1111	1111
Z clear (partial)	1	pixsla	pixslb
Normal drawing;	X	0000	0000

where 'pixsla' and 'pixslb' are used to select which pixels in the depth buffer are updated in this group of 16 pixels. A pixel (as shown in the following illustration) is written when both the 'col' and the plnzmsk related to it are '1'.



Memory Address 1C1C

Attributes W-F

Reset Value XXXX XXXX h

plnwt

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

**plnwrmsk
<31:0>**


PLaNe WRite MaSK: Specifies the plane or planes to be protected during any write operations. During intensity buffer write operations, the contents of this register are transmitted to the VRAMs through the vd<63:0> bus where they are latched on the falling edge of RAS/.

- 0 = Inhibit write
- 1 = Permit write

In 8 and 16 bits/pixel modes, some bits have to be replicated. Refer to Figure 3-8 for the definition of the slice for each mode.

❖ **Note:** When performing a drawing operation with Z when fbm = 10, the plane write mask *must not be used*, since the mask will affect both Z (depth) and I (intensity) plane masking.

Memory Address	Attributes	Reset Value
1 C20	W-F	XXXX XXXX h



backcol
<31:0>


BACKground COLor: The backcol field is used by the color expansion module to generate the source pixels when the background is selected. As well, the backcol field is used as the background color for anti-aliased characters.

In 8 and 16 bits/pixel modes, some bits have to be replicated. Refer to Figure 3-10 for the definition of the slice for each mode.

FCOL

Foreground color/Background Z value

Memory Address	Attributes	Reset Value
1 C24	W-F	XXXX XXXX h



forcol
<31:0>

FOReground COLor: The forcol field is used by the color expansion module to generate the source pixels when the foreground is selected. As well, forcol is used as foreground color for anti-aliased characters.

In 8 and 16 bits/pixel modes some bits have to be replicated. Refer to Figure 3-10 for the definition of the slice for each mode.


backz
<15:0>

BACKground Z value: The backz field is used with primitives that use the Z buffer. When the ZTAG bit specifies a background depth value, the backz register is selected instead of the destination register to perform the comparison.

Source register


SRC0, SRC1, SRC2, SRC3

Memory Address	Attributes	Reset Value
1C30	W-FD	XXXX XXXX h
1C34		
1C38		
1C3C		




srcreg<127:0> SouRCe REGister: The Source register is used for all drawing operations.

- For LINE with the RPL or RSTR attribute, the source register is used to store the line style. The funcnt field of the SHIFT register points to the selected source register bit which is being used as the linestyle for the current pixel. The following illustration shows how the linestyle is stored in the source register.




- For TRAP with the RPL or RSTR attribute, the source register is used to store the pattern. The following format is used:



- For all BITBLT operations, and for TRAP or LINE using depth mode, the source register is used internally for intermediate data.
- The source register is used internally for intermediate data for all BITBLT operations.

Memory Address 1C40	Attributes W-FKD	Reset Value XXXX XXXX h
----------------------------	-------------------------	--------------------------------



The XYSTRT register is not a physical register. It is simply an alternative way to load registers AR5, AR6, XDST and YDST.

The XY STRT register is only used for LINE and AUTOLINE. XY STRT does not require initialization for polylines because all the registers affected by XYSTRT are updated to the endpoint of the vector at the end of the AUTOLINE.

When XYSTRT is written, the following registers are affected:

- . X_START<15:0> --> xdst<15:0>
- X_START<15:0>-->ar5<17:0> (sign extended)
- . Y_START<15:0> --> ydst<23:0> (sign extended)
- . 0 --> sellin
- 1 --> newy
- . Y_START<15:0> --> ar6<17:0> (sign extended)


**x-start
<15:0>**

X STARTing coordinate: x-start contains the X coordinate of the starting point of the vector. It is a 16-bit signed value in two’s complement notation.

**y-start
<31:16>**

Y STARTing coordinate: y-start contains the Y coordinate of the end point of the vector. This coordinate is always XY (this means that to use the XYSTRT register the linearizer must be used). It is a 16-bit signed value in two’s complement notation.

Memory Address 1C44	Attributes W-FKD	Reset Value XXXX XXXX h
----------------------------	-------------------------	--------------------------------



The XYEND register is not a physical register. It is just an alternative way to load registers AR0 and AR2.


XYEND register is only used for AUTOLINE drawing. When XYEND is written, the following registers are affected:

- X_END<15:0> --> ar0<17:0> (sign extended)
- Y_END<15:0> --> ar2<17:0> (sign extended)

x-end
<15:0> X ENDing coordinate: x-end contains the X coordinate of the end point of the vector. It is a 16-bit signed value in two's complement notation.

y_end
<31:16> Y ENDing coordinate: y-end contains the Y coordinate of the end point of the vector. It is a 16-bit signed value in two's complement notation.

Memory Address 1C50 Attributes W-FKD Reset Value XXXX XXXX h



funct <6:0> FUNnel CouNT value: This field is used to drive the funnel shifter bit selection.

- For LINE operations, this is a countdown register. This register is used to initialize and select the first bit of the line style.
- . For BLIT operations, this register is incremented by the slice value to select source bits.

x-off <3:0> pattern X OFFset: This field is used for TRAP operations to specify the X offset in the pattern. This offset must be in the range 0-7 (bit 3 is always 0).

y_off <6:4> pattern Y OFFset: This field is used for TRAP operations to specify the Y offset in the pattern.

Reserved <15:7> Reserved: Writing has no effect.

funoff <21:16> FUNnel shifter OFFset: For BLIT operations, this field is used to specify a bit offset in the funnel shifter count. In this case, funoff is interpreted as a 6-bit signed value.

fifcnt <25:22> FIFo CouNT: For BLIT operations, this field is used by the sequencer to determine how many source slices are available. In this case, the field does not need to be initialized.


stylelen <22:16> line STYLE LENgth: For LINE operations, this field specifies the linestyle length.

Reserved <31:26> Reserved: Writing has no effect.

Memory Address 1C58

Attributes W-FKD

Reset Value XXXX XXXX h

**sdylxl**
<0>

Sign of Delta Y minus Delta X: This bit is shared with scanleft. It is defined for LINE drawing only and specifies the Major axis. This bit is automatically initialized during AUTOLINE operations.

- 0 Major axis is Y
- . 1 Major axis is X

scanleft
co>

Horizontal SCAN direction LEFT (1) vs RIGHT (0): This bit is shared with sdylxl. It is used for TRAP and BLIT drawing. The scanleft bit is set according to the X scanning direction in a BLT or filled trapezoid.

Normally, this bit is always programmed to zero except for BITBLT when bltmod = BPLAN or BFCOL.

sdxl
<1>

Sign of delta X (line draw or left trapezoid edge): The sdxl bit specifies the X direction for a line draw (opcode = LINE) or the X direction when plotting the left edge in a filled trapezoid draw. This bit is automatically initialized during AUTOLINE operations.

- 0 delta X is positive
- 1 delta X is negative

sdyl <2>

Sign of delta Y: The sdyl bit specifies the Y direction of the destination address. This bit is automatically initialized during AUTOLINE operations.

- . 0 delta Y is positive
- . 1 delta Y is negative

Reserved
<4:3>

Reserved: Writing has no effect.


sdxr
<5>

Sign of delta X (right trapezoid edge): The sdxr bit specifies the X direction of the right edge of a filled trapezoid.

- . 0 del ta X is positive
- . 1 delta X is negative

Reserved
<31:6>


Reserved: Writing has no effect.

LEN**Length****Memory Address** 1C5C**Attributes** W-FKD**Reset Value** XXXX XXXX h

length <15:0> LENGTH: The length bit is a 16-bit unsigned value.

- . The length field doesn't require initialization for auto-init vectors.
- For a vector draw, length is programmed with the number of pixels to be drawn.
- . For Blits and trapezoid fills, length is programmed with the number of lines to be filled or BLITed.

Reserved <31:16> Reserved: Writing has no effect.

AR0**Multi-purpose address register 0****Memory Address** 1C60**Attributes** W-FKD**Reset Value** XXXX XXXX h

ar0 <17:0> Address Register 0: The ar0 field is an 18-bit signed value in two's complement notation.

- For AUTOLINE, this register holds the X end address (see the XYEND register description on page 5-23).
- For LINE, it holds 2 x 'b'.
- . For a filled trapezoid, it holds 'dYI'.
- . For a BLIT, ar0 holds the line end source address 'sea'.


Refer to Table 3-1 for more information.

Reserved <31:18> Writing has no effect.

Multi-purpose address register 1

AR1

Memory Address	Attributes	Reset Value
1C64	W-FKD	XXXX XXXX h



arl <23:0>

Address Register 1: The arl field is a 24-bit signed value in two's complement notation. This register is also loaded when ar3 is accessed.

. For LINE, it holds the error term (initially $2 \times 'b' - 'a' - [sdy]$).

- This register does not need to be loaded for AUTOLINE.

. For a filled trapezoid, it holds the error term in two's complement notation; initially:

$$'err1' = [sdxl] ? 'dXI' + 'dYI' - 1 : -'dXI'$$

- For a BLIT, arl holds the line start source address 'ssa'. Because 'ssa' is also required in ar3 and when writing ar3, arl is loaded, this register doesn't need to be explicitly initialized.


Reserved <31:24>

Reserved: Writing has no effect.

Multi-purpose address register 2

AR2

Memory Address	Attributes	Reset Value
1C68	W-FKD	XXXX XXXX h



ar2 <17:0>

Address Register 2: The ar2 field is an 18-bit signed value in two's complement notation.

- For AUTOLINE, this register holds the Y end address (see the XYEND register description on page 5-23).

. For LINE, it holds the minor axis error increment (initially $2 \times 'b' - 2 \times 'a'$).

- For a filled trapezoid, it holds the minor axis increment $-ldXI$.

. This register is not used for BLIT operations.


Reserved <31:18>

Reserved: Writing has no effect.

AR3

Multi-purpose address register 3

Memory Address 1C6C	Attributes W-FKD	Reset Value XXXX XXXX h
----------------------------	-------------------------	--------------------------------



ar3
<23:0>

Address Register 3: The ar3 field is a 24-bit signed value in two’s complement notation or a 24-bit unsigned value.

- . This register is used during AUTOLINE, but does not need to be initialized.
- This register is not used for LINE without Auto initialization, nor is it used by TRAP.
- In the two operand Blit algorithms, ar3 contains the source current address ‘sca’. This value must be initialized as the starting address for a Blit. The ‘sca’ is always linear.

spage
<26:24>

These three bits are used as an extension to ar3 in order to generate a 27-bit source or pattern address. They are not modified by ALU operations.

The spage field is not used for TRAP, LINE or AUTOLINE operations.


Reserved
<31:27>

Reserved: Writing has no effect.

AR4

Multi-purpose address register 4

Memory Address 1C70	Attributes W-FKD	Reset Value xxxx xxxx h
----------------------------	-------------------------	--------------------------------



ar4
<17:0>

Address register 4: The ar4 field is an 18-bit signed value in two’s complement notation.

- For TRAP, it holds the error term. Initially:

$$‘errr’ = [sdxr] ? ‘dXr’ + ‘dYr’ - 1 : -‘dXr’$$

- . This register is used during AUTOLINE, but it doesn’t need to be initialized.
- . This register is not used for LINE or BLIT operations.

Reserved
<31:18>

Reserved: Writing has no effect.


Multi-purpose address register 5

AR5

Memory Address 1C74

Attributes W-FKD

Reset Value XXXX XXXX h



ar5
<17:0>

Address Register 5: The ar5 field is an 18-bit signed value in two's complement notation.

- . At the begining of AUTOLINE, ar5 holds the X start address (see the XYSTRT register on page 5-22). At the end of AUTOLINE the register is loaded with the X end, so it is not necessary to reload the register when drawing a polyline.
- . This register is not used for LINE without Auto initialization.
- . For TRAP, it holds the minor axis increment -ldYrl.
- . In BLIT algorithms, ar5 holds the pitch of the source operand 'sync' (See Table 3-1). A negative pitch value specifies that the source is scanned from bottom to top while a positive pitch value specifies a top to bottom scan.

Reserved
<31:18>

Reserved: Writing has no effect.


Multi-purpose address register 6

AR6

Memory Address 1C78

Attributes W-FKD

Reset Value XXXX XXXX h



ar6
<17:0>

Address Register 6: This field is an 18-bit signed value in two's complement notation. It is sign extended to 24 bits before being used by the ALU.

- . At the begining of AUTOLINE, ar6 holds the Y start address (see the XYSTRT register description on page 5-22). During AUTOLINE processing, this register is loaded with the signed Y displacement. At the end of AUTOLINE the register is loaded with the Y end, so it is not necessary to reload the register when drawing a polyline.
- . This register is not used for LINE without Auto initialization.
- . For TRAP, it holds the major axis increment 'dYr'.
 - This register is not used for BLIT operations.


Reserved
<31:18>

Reserved: Writing has no effect. These bits return all zeroes when read.

Memory Address 1C8C

Attributes W-FKD

Reset Value XXXX XXXX h



iy
<12:0>

Y Increment: This field is a 13-bit unsigned value. The Y increment value is a pixel unit, and it must be a multiple of 32 (the five LSB = 0). This field specifies the increment to be added to or subtracted from ydst between two destination lines. This field is also used as the multiplier factor for linearizing the iy register.

It should be noted that only a few values are supported for linearization. If the pitch selected can't be linearized, the ylin bit should be used to disable the linearization operation. The following table provides the supported pitch for linearization:

<i>Pitch</i>	<i>iy</i>	<i>Pitch</i>	<i>iy</i>
512	000100000000	1152	001001000000
640	000101000000	1280	001010000000
768	000110000000	1536	001100000000
800	000110010000	1600	001100100000
1024	001000000000		

Reserved
<14:13>

Reserved: Writing has no effect.

ylin <15>

Y LINearization: This bit specifies if the address must be linearized or not.


- 0 Linearize the address
- 1 Don't linearize the address

Reserved
<31:16>

Reserved: Writing has no effect.

Memory Address 1C90 Attributes W-FKD

Reset Value XXXXXX 0 XXXXXXXXXXXXXXXXXXXXXXXXXXXX b



ydst
<23:0>

Y DeSTination: The ydst field contains the current Y coordinate of the destination address as a signed value in two’s complement notation. Two formats are supported: linear format and XY format. The current format is selected by ylin.

When XY format is used, ydst represents the Y coordinate of the address. The valid range is -32768 to +32767 (16-bit signed). The XY value is always converted to a linear value before being used.

When linear format is used, ydst must be programmed as follows:

$$ydst \leftarrow (Y \text{ coordinate}) \times \text{PITCH} \gg 5$$

The Y coordinate range is from -32768 to +32767 (16-bit signed) and the pitch range is from 32 to 6144. Pitch is also a multiple of 32.

- Before starting a vector draw, ydst must be loaded with the Y coordinate of the starting point of the vector. This can be done by accessing the XY_START register. This register does not require initialization for polyline operations.
- Before starting a BLIT, ydst is loaded with the Y coordinate of the starting corner of the destination rectangle.
- For trapezoids, this register must be loaded with the Y coordinate of the first scanned line of the trapezoid.

newy
<24>

NEW Y: The newy field is a 1-bit field which is always set every time the register is written by the processor (bit 24 of the data bus is discarded). This bit is cleared when ydstorg is added to ydst. This bit is used to inhibit the linearization of an address which has already been linearized. This bit is also set when the host accesses the XYSTRT register.

Reserved
<28:25>


Reserved: Writing has no effect.

sellin
<31:29>

SElected LINE. The sellin field is used to perform the dithering, patterning, and transparency functions. During linearization, this field is loaded with the three LSB of ydst. If no linearization occurs, then those bits have to be initialized correctly if one of the above-mentioned functions is to be used.

YDSTORG**Memory origin**

Memory Address	Attributes	Reset Value
1C94	W-FK	XXXX XXXX h

**ydstorg**
<26:0>

DeSTination Y ORiGin: The ydstorg field is a 27-bit unsigned value. It gives an offset value in pixel units, in order to position the first pixel of the first line of the screen. This register is used to initialize the YDST address.


This register must be loaded with a multiple of 32 (the five LSB = 0).

Reserved
<31:27>

Reserved: Writing has no effect.

YTOP**Clipper Y top boundary**

Memory Address	Attributes	Reset Value
1C98	W-FK	XXXX XXXX h

**cytop**
<26:0>

Clipper Y top boundary: The cytop field contains an unsigned 27-bit value which is interpreted as a positive pixel address and compared with the current ydst. The value of the ydst field must be greater than or equal to cytop to be inside the drawing window.

This register must be programmed with a linearized line number:

$$\text{cytop} = (\text{TOP LINE NUMBER}) \times \text{PITCH} + \text{YDSTORG}$$

This register must be loaded with a multiple of 32 (the five LSB = 0).

Note that since the cytop value is interpreted as positive, any negative ydst value is automatically outside the clipping window. There is no way to disable clipping.

Reserved
<31:27>

Reserved: Writing has no effect.

Clipper Y maximum boundary**YBOT**

Memory Address 1 C9C	Attributes W-FK	Reset Value xxxx xxxx h
-----------------------------	------------------------	--------------------------------

Reserved													cybot																		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

cybot
<26:0>

Clipper Y **BOT**tom boundary: The cybot field contains an unsigned 22-bit value which is interpreted as a positive pixel address and compared with the current ydst. The value of the ydst field must be less than or equal to cybot to be inside the drawing window.

This register must be programmed with a linearized line number:

$$\text{cybot} = (\text{BOTTOM LINE NUMBER}) \times \text{PITCH} + \text{YDSTORG}$$

This register must be loaded with a multiple of 32 (the five LSB = 0). There is no way to disable clipping.

Reserved
<31:27>

Reserved: Writing has no effect.

Clipper X minimum boundary**CXLEFT**

Memory Address 1CA0	Attributes W-FK	Reset Value xxxx xxxx h
----------------------------	------------------------	--------------------------------

Reserved													cxleft																		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0


cxleft
<12:0>

Clipper X **LEFT** boundary: The cxleft field contains an unsigned 13-bit value which is interpreted as a positive pixel address and compared with the current xdst. The value of xdst must be greater than or equal to cxleft to be inside the drawing window.

Note that since the cxleft value is interpreted as positive, any negative xdst value is automatically outside the clipping window. There is no way to disable clipping.

Reserved
<31:13>


Reserved: Writing has no effect.

CXRIGHT**Clipper X maximum boundary****Memory Address** 1 CA4**Attributes** W-FK**Reset Value** XXXX XXXX h**cxright**
<12:0>

Clipper X RIGHT boundary: The cxright field contains an unsigned 13-bit value which is interpreted as a positive pixel address and compared with the current xdst. The value of xdst must be less than or equal to cxright to be inside the drawing window. There is no way to disable clipping.

Reserved
<31:13>

Reserved: Writing has no effect.


FXLEFT**X address register (left)****Memory Address** 1CA8**Attributes** W-FKD**Reset Value** XXXX XXXX h**fxleft**
<15:0>

Filled object X LEFT coordinate: The fxleft field contains the X coordinate of the left boundary of any filled object being drawn. It is a 16-bit signed value in two's complement notation.

- The fxleft field is not used for line drawing.
- . During filled trapezoid drawing, fxleft is updated during the left edge scan.
- . During a BLIT operation, fxleft is static, and specifies the left pixel boundary of the area being written to.

Reserved
<31:16>

Reserved: Writing has no effect.


X address register (right)**FXRIGHT****Memory Address** 1CAC**Attributes** W-FKD**Reset Value** XXXX XXXX h**fxright**
<15:0>

Filled object X RIGHT coordinate: The fxright field contains the X coordinate of the right boundary of any filled object being drawn. It is a 16-bit signed value in two's complement notation.

- . The fxright field is not used for line drawing.
- . During filled trapezoid drawing, fxright is updated during the right edge scan.
- . During a BLIT operation, fxright is static, and specifies the right pixel boundary of the area being written to.

Reserved
<31:16>

Reserved: Writing has no effect.

X Destination address register**XDST****Memory Address** 1CB0**Attributes** W-FKD**Reset Value** XXXX XXXX h**xdst**
<15:0>

X coordinate of the destination address: The xdst field contains the running X coordinate of the destination address. It is a 16-bit signed value in two's complement notation.

- . Before starting a vector draw, xdst must be loaded with the X coordinate of the starting point of the vector. At the end of a vector xdst contains the address of the last pixel of the vector. This can also be done by accessing the XYSTRT register.
- . This register does not require initialization for polyline operations.
 - For trapezoids and BLITs, this register is automatically loaded from fxleft and fxright and no initial value must be loaded.

Reserved
<31:16>

Reserved: Writing has no effect.

Memory Address 1CC0

Attributes W-FD

Reset Value XXXX XXXX h

dr0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

dr0<31:0> Data ALU Register 0:

- For TRAP with Z, the DRO register is used to scan the left edge of the trapezoid. This register must be initialized with its starting Z value. In this case, DRO is a signed 17.15 value in two's complement notation.
- . For LINE with Z, the DRO register holds the current Z value for the currently drawn pixel. This register must be initialized with the starting Z value. In this case, DRO is a signed 17.15 value in two's complement notation.
- For LINE with anti-aliasing, DRO holds the fraction of the pixel covered by the line which is used by the blender. The register must be initialized with 1 (for the first part) or 0 (for the second part). In this case, DRO is a signed 16.16 value in two's complement notation.

Memory Address 1CC4

Attributes W-FD

Reset Value XXXX XXXX h

dr1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

dr1<31:0> Data ALU Register 1:

- . The DR1 output is used as the current depth value. Because Z should never be negative, a negative value is interpreted as an overflow and data is saturated before being used.
- . For TRAP and LINE with Z, the DR1 register holds the current Z value for the currently drawn pixel. This register does not require initialization. In this case, DR1 is a signed 17.15 value in two's complement notation.
- . For LINE with anti-aliasing, DR1 holds the fraction of the pixel covered by the line which is used by the blender. This register does not require initialization. In this case, DR1 is a signed 16.16 value in two's complement notation.

Data ALU register 2**DR2****Memory Address** 1CC8**Attributes** W-F**Reset Value** XXXX XXXX h

dr2

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

dr2<31:0> Data ALU Register 2:

- . For TRAP with Z, the DR2 register holds the Z increment value along the X axis. In this case, DR2 is a signed 17.15 value in two's complement notation.
- . For LINE with Z, the DR2 register holds the Z increment value along the major axis. In this case, DR2 is a signed 17.15 value in two's complement notation.
- For LINE with anti-aliasing, DR2 holds the pixel coverage increment value along the major axis. In this case, DR2 is a signed 16.16 value in two's complement notation.


Data ALU register 3**DR3****Memory Address** 1CCC**Attributes** W-F**Reset Value** XXXX XXXX h

dr3


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

dr3<31:0> Data ALU Register 3:

- For TRAP with Z, the DR3 register holds the Z increment value along the Y axis. In this case, DR3 is a signed 17.15 value in two's complement notation.
- . For LINE with Z, the DR3 register holds the Z increment value along the diagonal axis. In this case, DR3 is a signed 17.15 value in two's complement notation.
- For LINE with anti-aliasing, DR3 holds the pixel coverage increment value along the diagonal axis. In this case, DR3 is a signed 16.16 value in two's complement notation.

DR4**Data ALU register 4****Memory Address** 1 CD0**Attributes** W-FD**Reset Value** XXXX XXXX h**dr4 <23:0>** Data ALU Register 4: DR4 holds a signed 9.15 value in two's complement notation.

- For TRAP with Z, the DR4 register is used to scan the left edge of the trapezoid for the red color (Gouraud shading). This register must be initialized with its starting red color value.
- For LINE with Z, the DR4 register holds the current red color value for the currently drawn pixel. This register must be initialized with the starting red color.

Reserved <31:24> Reserved: Writing has no effect.**DR5****Data ALU register 5****Memory Address** 1 CD4**Attributes** W-FD**Reset Value** XXXX XXXX h**dr5 <23:0>** Data ALU Register 5: DR5 holds a signed 9.15 value in two's complement notation.


- The DR5 output is used as the current red value. Because intensity should never be negative, a negative value is interpreted as an overflow and data is saturated before being used.
- For TRAP and LINE with Z, the DR5 register holds the current red color value for the currently drawn pixel. This register does not require initialization.

Reserved <31:24> Reserved: Writing has no effect.

Data ALU register 6

DR6

Memory Address 1CD8 **Attributes** W-F **Reset Value** XXXX XXXX h




- dr6 <23:0>** Data ALU Register 6: DR6 holds a signed 9.15 value in two's complement notation.
- For TRAP with Z, the DR6 register holds the red increment value along the X axis.
 - For LINE with Z, the DR6 register holds the red increment value along the major axis.

Reserved <31:24> Reserved: Writing has no effect.

Data ALU register 7

DR7

Memory Address 1CDC **Attributes** W-F **Reset Value** XXXX XXXX h




- dr7 <23:0>** Data ALU Register 7: DR7 holds a signed 9.15 value in two's complement notation.
- . For TRAP with Z, the DR7 register holds the red increment value along the Y axis.
 - For LINE with Z, the DR7 register holds the red increment value along the diagonal axis.

Reserved <31:24> Reserved: Writing has no effect.

Memory Address 1CE0

Attributes W-FD

Reset Value XXXX XXXX h



dr8 <23:0> Data ALU Register 8: DR8 holds a signed 9.15 value in two's complement notation.


- For TRAP with Z, the DR8 register is used to scan the left edge of the trapezoid for the green color (Gouraud shading). This register must be initialized with its starting green color value.
- For LINE with Z, the DR8 register holds the current green color value for the currently drawn pixel. This register must be initialized with the starting green color.

Reserved <31:24> Reserved: Writing has no effect.

Memory Address 1CE4

Attributes W-FD


Reset Value XXXX XXXX h



dr9 <23:0> Data ALU Register 9: DR9 holds a signed 9.15 value in two's complement notation.


- The DR9 output is used as current green value. Because intensity should never be negative, a negative value is interpreted as an overflow and data is saturated before being used.
- For TRAP and LINE with Z, the DR9 register holds the green color value for the currently drawn pixel. This register does not need to be initialized.

Reserved <31:24> Reserved: Writing has no effect.

Data ALU register 10**DR10****Memory Address** 1CE8**Attributes** W-F**Reset Value** XXXX XXXX h


- dr10 <23:0>** Data ALU Register 10: DR10 holds a signed 9.15 value in two's complement notation.
- For TRAP with Z, the DR10 register holds the green increment value along the X axis.
 - For LINE with Z, the DR10 register holds the green increment value along the major axis.

Reserved <31:24> Reserved: Writing has no effect.

Data ALU register 11**DR11****Memory Address** 1CEC**Attributes** W-F**Reset Value** XXXX XXXX h

- dr11 <23:0>** Data ALU Register 11: DR 11 holds a signed 9.15 value in two's complement notation.
- For TRAP with Z, the DR11 register holds the green increment value along the Y axis.
 - For LINE with Z, the DR11 register holds the green increment value along the diagonal axis.


Reserved <31:24> Reserved: Writing has no effect.

DR12**Data ALU register 12****Memory Address** 1CF0**Attributes** W-FD**Reset Value** XXXX XXXX h

dr12 <23:0> Data ALU Register 12: DR12 holds a signed 9.15 value in two's complement notation.

- For TRAP with Z, the DR12 register is used to scan the left edge of the trapezoid for the blue color (Gouraud shading). This register must be initialized with its starting blue color value.
- . For LINE with Z, the DR12 register holds the blue color value for the currently drawn pixel. This register must be initialized with the starting blue color.

Reserved <31:24> Reserved: Writing has no effect.

DR13**Data ALU register 13****Memory Address** 1CF4**Attributes** W-FD**Reset Value** XXXX XXXX h

dr13 <23:0> Data ALU Register 13: DR13 holds a signed 9.15 value in two's complement notation.


- . The DR13 output is used as the current blue value. Because intensity should never be negative, a negative value is interpreted as an overflow and data is saturated before being used.
- . For TRAP and LINE with Z, the DR13 register holds the blue color value for the currently drawn pixel. This register does not need to be initialized.

Reserved <31:24> Reserved: Writing has no effect.

Data ALU register 14

DR14

Memory Address 1CF8	Attributes W-F	Reset Value XXXX XXXX h
----------------------------	-----------------------	--------------------------------




- dr14 <23:0>** Data ALU Register 14: DR14 holds a signed 9.15 value in two’s complement notation.
- For TRAP with Z, the DR14 register holds the blue increment value along the X axis.
 - . For LINE with Z, the DR14 register holds the blue increment value along the major axis.

Reserved <31:24> Reserved: Writing has no effect.

Data ALU register 15

DR15


Memory Address 1 CFC	Attributes W-F	Reset Value XXXX XXXX h
-----------------------------	-----------------------	--------------------------------



- dr15 <23:0>** Data ALU Register 15: DR15 holds a signed 9.15 value in two’s complement notation.
- . For TRAP with Z, the DR15 register holds the blue increment value along the Y axis.
 - . For LINE with Z, the DR 15 register holds the blue increment value along the diagonal axis.

Reserved <31:24> Reserved: Writing has no effect.

Memory Address	Attributes	R/W	Reset Value
1E00			XXXX XXXX h



srcy lin
<23:0>

SouRCeLINear Y coordinate: Represents the linearized Y coordinate when accessing the VRAM window memory region.


$$SrcYLin = Y \times (\text{byte pitch})$$

where byte pitch = (# pixels/line) x (# bytes/pixel)

This register must be loaded with a multiple of 32 (the five LSB = 0). The five LSB of this register are always read as zero.

During VRAM read or write direct access, the address that is used by the VRAM is generated from srcylin and the host address bits <12:2>.

The figure below illustrates how vaddr (the VRAM address) is generated. The 'A' variable represents bits 23:5 of the VRAMPAGE register, 'B' represents host address bits, and 'C' is the result of the addition of A and B, aligned as shown below.




Reserved
<31:24>

Reserved: Writing has no effect. These bits return all zeroes when read.

Byte Accumulator Data**BYTACCDATA**


Memory Address 1E08	Attributes R	Reset value XXXX XXXXh
----------------------------	---------------------	-------------------------------



byteacccdata **<31:0>** BYTE ACCumulator DATA: This register is used for test purposes only.

Address Generator**ADRGEN**

Memory Address 1E0C	Attributes R	Reset value XXXX XXXXh
----------------------------	---------------------	-------------------------------




addrgendata **<31:0>** ADDRess GENerator DATA: This register is used for test purposes only.

FIFOSTATUS

BUS FIFO status register

Memory Address 1E10	Attributes R	Reset value 21XX 0220h
----------------------------	---------------------	-------------------------------



fifocount **<5:0>** FIFO COUNT: Indicates the number of free locations in the Bus FIFO. On reset, the Bus FIFO is empty (there are 32 locations available). The readback path is protected so that a valid count is always read.

Reserved **<7:6>** Reserved: Writing has no effect. These bits return all zeroes when read.

bfull **<8>** Bus FIFO FULL flag: When set to '1', indicates that the Bus FIFO is full.

bempty **<9>** Bus FIFO EMPTY flag: When set to '1', indicates that the Bus FIFO is empty.

Reserved **<15:10>** Reserved: Writing has no effect. These bits return all zeroes when read.


byteaccaddr **<22:16>** BYTE ACCumulator ADDRess: This field is used for test purposes only.

Reserved **<23>** Reserved: Writing has no effect. These bits return all zeroes when read.

addrgenstate **<29:24>** ADDRess GENerator STATE: This field is used for test purposes only.

Reserved **<31:30>** Reserved: Writing has no effect. These bits return all zeroes when read.

Memory Address	Attributes	Reset value
1E14	R	0000 000Xh



bferrists
<0> Bus FIFO ERRor Interrupt STATuS: Bus FIFO error flag. When set to ‘1’, indicates that a cycle may have caused a timeout error.

This status bit is set when an access to any device other than the VGA frame buffer causes a wait that lasts more than 64 gclks. If the wait lasts 128 gclks, the cycle is aborted. This status bit may be used by software during the debugging cycle as a problem indicator.

dmatcists
<1> DMA Terminal Count Interrupt STATuS: When set to ‘1’, indicates that a DMA Terminal count has occurred. If DmaTc interrupt is enabled, DmaTcists is activated by a valid Terminal count, and held until it is cleared through the ICLEAR register’s dmatcclr bit.

pickists
<2> PICKing Interrupt STATuS: When set to ‘1’, indicates that a picking interrupt has occurred. This bit is cleared through the pickiclr bit.

vsyncsts<3> VSYNC STATuS: Set to ‘1’ during the VSYNC period. This bit follows the vsync signal.


Reserved
<7:4> Reserved: Writing has no effect. Reading will give 0’s.

byteflag
<11:8> BYTE FLAG: This field is used for test purposes only.

Reserved
<15:12> Reserved: Writing has no effect. These bits return all zeroes when read.

dwgengsts
<16> DraWinG ENgine STATuS: Set to ‘1’ when the drawing engine is busy (that is, when there is something in the bfifo, afifo, actl, or mctl – other than refresh, data transfer, or a direct access).

Reserved
<31:17> Reserved: Writing has no effect. These bits return all zeroes when read.

ICLEAR**Interrupt Clear register****Memory Address** 1E18**Attributes** W**Reset value** 0000 0000 h**bferriclr**
<0>

Bus FIFO Error Interrupt CLear: Writing a '1' to this bit clears the bferror interrupt status flag. Writes to this field are glitch-free.

dmatciclr
<1>


DMA Terminal Count Interrupt CLear: Writing a '1' to this bit clears the dmatc interrupt status flag. Writes to this field are glitch-free.

pickiclr
<2>

PICKing Interrupt CLear: Writing a '1' to this bit clears the picking interrupt status flag. Writes to this field are glitch-free.

Reserved
<31:3>

Reserved: Writing has no effect. These bits return all zeroes when read.

IEN**Interrupt Enable register****Memory Address** 1E1C**Attributes** R/W**Reset value** 0000 0000 h**bferrien**
co>

Bus FIFO Error Interrupt ENable: When set to '1', enables interrupt if a Bus FIFO error occurs. Writes to this field are glitch-free.

dmatcien
<1>

DMA Terminal Count Interrupt ENable: When set to '1', enables interrupt if a DMA terminal count occurs, with DmaAct set. Writes to this field are glitch-free.

pickien
<2>

PICKing Interrupt ENable: When set to '1', enables interrupt if a picking interrupt occurs. Writes to this field are glitch-free.


vsyncien
<3>

VSYNC Interrupt ENable: When set to '1', enables interrupts from the VGA when in Power Graphic mode (vgaen = 0). Writes to this field are glitch-free.

Reserved
<31:4>

Reserved: Writing has no effect. These bits return all zeroes when read.

Memory Address 1E28 (MEM PCI)	Attributes R/W
Reset Value 0000 0000 0000 0000 0000 0000 0000 0000b	



❖ Note that this register only exists in the PCI configuration.

Reserved <31:9> This field is always read as 0000h.

vgainten <8> This bit indicates whether or not the VGA interrupt is enabled. As the other internal ATHENA interrupt, VGA interrupt status is available on tirqsts.

- . 0: VGA interrupts are disabled
- 1: VGA interrupts are enabled

Reserved <7:2> This field is always read as 0000h.


eirqsts <1> Indicates when read as '1' that an external interrupt has occurred. This status is set when an edge is detected on the eirqN pin.

A read to this bit accesses its value normally. A write, however, is slightly different in that the bit can be reset, but not set. This bit is reset whenever the register is written, and the data in the corresponding bit location is 1.

tirqsts <0> Status of the tirq pin. When 0, indicates that the source of the interrupt on INTA is from the ATHENA chip.

Reset **RST**

Memory Address 1E40	Attributes R/W	Reset value 0000 000Q h
----------------------------	-----------------------	--------------------------------




softreset <0> SOFT RESET: When set to '1', resets all host register bits, except those which are hard reset only. The soft reset signal is synchronous on gclk, and takes place at the end of the write cycle. On the next read, all concerned bits will be reset.

A '0' must be programmed to remove the softreset. Writes to this field are glitch-free.

Reserved <31:1> Reserved: Writing has no effect. These bits return all zeroes when read.

Memory Address 1E44 (MEM)	Attributes	R/W - STATIC	Reset Value
Reset Value	0000 0000 0000 0000 0000 00H0	0000 0000	b



vgatest
<0>
R/(W)
 VGA TEST bit: This bit is used for test purposes, and should always be set to zero for normal operation. Writes to this field are glitch-free.

ramtest
<1>
R/(W)
 RAM TEST bit: Reset to '0'. This bit is used for test purposes, and should always be set to zero for normal operation. Writes to this field are glitch-free.

Reserved
<7:2>
 Reserved: Writing has no effect. These bits return all zeroes when read.


robitwren
<8>
RO
 Read Only BIT WRite ENable: When set to '1', enables write to the mapsel<2:0>, isa, pci, and abovelmeg bits. Writing '10001101' to byte 3 of the TEST register will set robitwren to '1'. Writing values other than '10001101' will reset the bit to '0'.

testwren
<9>
RO
 TEST WRite ENable: Sampled (inverted) at hard reset on VD<38>. In functional mode, VD<38> must always have an external PU. In order to place the ATHENA in ramtest or vgatest mode on the tester, VD<38> should be driven low during the reset vectors. This way, testwren will be active after the reset, and the ramtest, raml, and vgatest test bits may be written to enable the appropriate test mode. Since testwren is read-only, the test bits can't be modified in functional mode.

Reserved
<31:10>
 Reserved: Writing has no effect. These bits return all zeroes when read.

Memory Address 1E48 (MEM) **Attributes** R - STATIC

Reset value A268 1702h
Reset Used X


chiprev
<6:0>

CHIP REVISION code: Read value is 01h. This value will change if there are any chip revisions.


athena id
<31:7>

ATHENA IDENTIFICATION: This field provides a fixed non-zero identification. It may be used to help locate the MGA when the value of mapsel is unknown to the software.

Since MGA ATHENA is part of the same family as the MGA TITAN chip (a precursor of ATHENA), and in order to make software programming easier, the same ID is used for all MGA chips. ATHENA can be differentiated from the TITAN and ATLAS chips by the *chip revision number*. The data is the 5-bit ASCII code for the name "TITAN".

Memory Address 1E50 (MEM) Attributes R/W

Reset Value 000H HHHH 0000 0000 000H 0HHH 000H 00HH b



❖ Note: In order to respect the Tr24 timing, software must wait after accessing this register. Only byte accesses should be made to this register.

**config
<1:0>
R/W**

CONFIGuration bits: Sampled on reset, this field assumes the external strapping configuration value. The reset value can be overwritten. Writes to this field are glitch-free Note that only byte access (byte 0) is permitted for modification of the config bits.

Bit 1 is used as the narrow decode configuration bit. When '1', mcs16N is a decode based on ISA bus addresses LA<23:17>, which represents a 128K range. When '1', mcs 16N will also depend on SA<16:14>, which represents the narrow decode of the 16K MGA space and 32K ROM space. No mcs16N sampling is supported.

The VGA frame buffer and IO port are always 8-bit devices.

The configuration determines whether ATHENA's resources are 8-16- or 32-bit devices, according to the tables which follow.

<i>biosen</i>	<i>config<1:0></i>	<i>BIOS</i>	<i>mcs16N</i>	<i>ex32N</i>
0	xx	No decode	1	1
1	00	8	1	1
	01	16	0	1
	10	Reserved	1	1
	11	16 narrow	0	1

<i>isa</i>	<i>mapsel</i>	<i>vgaen</i>	<i>config<1:0></i>	<i>MGA</i>	<i>mcs16N</i>	<i>ex32N</i>
0	000	X	x x	No decode	1	1
	001	0	x x	32 narrow	1	0
	001	1	x x	8	1	1
	010-111	x	XX	32 narrow	1	0

X = 'don't care'

● 3 Note: Only byte accesses (byte0) are permitted for modification of these bits. In the PCI configuration, these bits must be set to '00'.

Refer to Section 3.6.3 to determine the reset value of config<1:0>.

200MHz<2> 200 MHz function. A strap exists on the RESET configuration bus to identify boards that are capable of functioning with a pixel clock of up to 200 MHz. This strap is read from VD<48> at reset. This bit must be read by software, inverted, then loaded into CONFIG<2>. It is interpreted as follows:

<i>200MHz</i>	<i>Meaning</i>
1	Board supports 200 MHz operation
0	Board only supports regular (135 MHz-170 MHz) operation

misc<3> MISCellaneous bit: Reserved for future use. This field has no definition. This is a multi-purpose software bit.

R/W

Refer to Section 3.6.3 to determine the reset value of this bit.

nodubic<5:4> These bits indicate the presence of a DUBIC chip and whether or not external multiplexers are used. CONFIG<4> is sampled from VD<50> and inverted on reset. CONFIG<5> is cleared to zero on reset, and must be read from VD<49> (DST1<17>), inverted, then loaded into this bit. Writes to this bit are glitch-free.

R/W

<i>nodubic</i>	<i>Meaning</i>
00	DUBIC present (TITAN-compatible)
01	No DUBIC present. ATHENA controls VRAM and RAMDAC directly (external multiplexers are required on VRAM serial outputs).
10	Reserved
11	No DUBIC present. ATHENA controls VRAM and RAMDAC directly (external multiplexers are not used).

**Reserved
<7:6>**

Reserved: Writing has no effect. These bits return all zeroes when read.

**driverdy
<8> RO**

DRIVE channel ReaDY: Sampled on reset, this bit assumes the external strapping configuration value. The reset value can't be overwritten. All interrupts should be disabled when writing to this bit.

This field determines how the CHRDY/ signal is generated:

<i>Value</i>	<i>Meaning</i>
0	The CHRDY signal output is tri-stateable, and the CHRDYEN/ enable signal is a delayed version of CHRDY.
1	The CHRDY signal is always driven by ATHENA, and an external tri-state buffer is required.

In the PCI configuration, this bit must be set to '1'. Refer to Section 3.6.3 to determine the reset value of this bit.

biosen
<9> R/W

BIOS ENable: Set to '1' on reset if vgaen is sampled active ('1'). The reset value can be overwritten. When set to '1', the VGA BIOS is enabled.

Note that the BIOS can be enabled separately from the VGA I/O and the frame buffer. This way, the board that boots as the VGA device can always keep its BIOS active if desired. Also, there can always be a BIOS active, even when there's no active VGA (except at boot-up). All interrupts should be disabled when writing this bit.

vgaen
<10> R/W

VGA ENable: Sampled on reset, this bit assumes the external strapping configuration value. The reset value can be overwritten. All interrupts should be disabled when writing this bit. Writes to this field are glitch-free.

Value	Meaning
0	VGA is disabled
1	VGA is enabled

Refer to Section 3.6.3 to determine the reset value of this bit.

levelirq
<11> R/W

LEVEL Interrupt Request: This bit is used to select between a positive edge triggered or a level-sensitive interrupt.

. When '0' (hard reset value), ATHENA produces a positive edge interrupt.

. When set to '1', ATHENA produces a negative level interrupt.

See Section 3.2.6 for more details about ATHENA's interrupts.

This field should be written to only when necessary. When written, it may glitch or pass through an intermediate value, even when rewriting the same value. All interrupts should be disabled when writing this bit.

abovemeg
<12> R/(W)

Mapped ABOVE 1 MEG: Sampled on reset, this bit assumes the external strapping configuration value.

For test purposes, this bit can be modified by a write. To do this, the robitwren bit from the TEST register must be set to '1'. All interrupts should be disabled when writing this bit. Writes to this field are glitch-free.

Refer to Section 3.6.3 to determine the reset value of this bit.

. When above 1 meg is active (1):

□ decodeN<1> may be used to decode any address bits down to bit 20. It should be active when la<31:20> (or just la<23:20> on an ISA machine) decodes the MGA range.

□ decodeN<0> should be tied to '0' in an ISA machine. In other systems, it should be active when lac3 1:24 = 00h is decoded.

- . When above 1 meg is inactive (0):
 - decodeN<1> and decodeN<0> should be tied to '0'.

In the PCI configuration, this bit must be set to '0'.

**Reserved
<15:13>**

Reserved: Writing has no effect. These bits return all zeroes when read.

**expdev
<16> R/W**

EXPansion DEvice: This bit affects EXPSL/. On power up, software must read the external strapping value in the destination register, and set this bit properly.

This field is considered semi-static. It should be written to only when necessary. When written, it may glitch or pass through an intermediate value, even when rewriting the same value. This field indicates the availability of external expansion devices:

Value	Meaning
0	No expansion device is available
1	Expansion device is accessible

Refer to Section 3.6.3 to determine the reset value of this bit.

**Reserved
<23:17>**

Reserved: Writing has no effect. These bits return all zeroes when read.

**mapsel
<26:24>
R/(W)**

Sampled on reset, this field assumes the external strapping configuration value. The mapsel field determines the base of the MGA address map. For more details, see Chapter 4. Writes to this field are glitch-free.

For test purposes, mapsel<2:0> can be modified by a write. To do this, the robitwren bit from the TEST register must be set to '1'.

Refer to Section 3.6.3 to determine the reset value of these bits.

- . MAPSEL1 should only be used if you boot in VGA mode
- . MAPSELO can be used if you boot in VGA mode for system debugging. In this mode, MGA is not mapped. But you may still boot and configure your system using the VGA display.

In the PCI configuration, these bits must be set to '010'.

**pci<27>
R/(W)**

PCI Bus Identification: Sampled on reset, this bit assumes the external strapping configuration value. It is used in conjunction with the isa field to determine the current host interface type.

To write this bit, the robitwren bit in the TEST register must be set to '1'. Writes to this field are glitch-free.

Refer to Section 3.6.3 to determine the reset value of this bit.

isa<28>
R/(W)

ISA Bus Identification: Sampled on reset, this bit assumes the external strapping configuration value. This bit is used in conjunction with the pci field to determine the current host interface type.

To write this bit, the robotwren bit in the TEST register must be set to '1'. Writes to this field are glitch-free.


<i>isa</i>	<i>pci</i>	<i>Bus Type</i>
0	0	Reserved
0	1	PCI Bus
1	0	ISA Bus
1	1	Reserved

Refer to Section 3.6.3 to determine the reset value of this bit.

Reserved
<31:29>

Reserved: Writing has no effect. These bits return all zeroes when read.

Memory Address 1E54 Attributes R/W
 Reset value 000000000000000000 H000 0000 0000 b



❖ Note: In order to respect the Tr24 timing, software must wait after accessing this register. Only byte accesses should be made to this register.

pseudodma
 <0> R/W

PSEUDO DMA: When set to '1', the VRAM window becomes a DMA access port. This will allow movestring access to the Bus FIFO. In order to start a new Pseudo DMA sequence, this bit and dmaact must be '0', dmamod must be initialized, then, in a separate access, this bit should be set to '1'.

Writes to this field are glitch-free.

dmaact
 cl> R/W

DMA ACTIVE: When set to '1', indicates the beginning of a DMA transfer. This bit is reset to '0' automatically, when the DMA terminal count (TC) is sampled active.

Once set to '1', only a DMA terminal count, a hard reset, or a soft reset will return dmaact to '0'. Writing a '0' to this bit will have no effect. In order to start a new DMA sequence, this bit and pseudodma must be '0', dmamod must be initialized, then, in a separate access, this bit should be set to '1'.

Writes to this field are glitch-free.

dmamod
 <3:2> R/W

DMA MODE: There are four DMA or Pseudo DMA transfer modes on the ATHENA, selected through the DmaMod bits. These bits must be programmed before starting DMA or Pseudo DMA transfer. The dmaact and pseudodma bits must be '0' before modifying these bits.

<i>dmaMod</i> <1:0>	<i>DMA</i>	<i>PSEUDO DMA</i>	<i>DMA transfer mode description</i>
00	Yes	Yes	DMA General Purpose Write
01	Yes	Yes	DMA BLIT Write
10	Yes	Yes	DMA Vector Write
11		Yes	DMA BLIT Read (IDUMP)

Writes to this field are glitch-free.

nowait
 <4> R/W

NO WAIT: This bit is used to select between: always adding waits (0); and only adding waits when necessary (1).

When '0' (the reset value), ATHENA will automatically generate wait states on all accesses to the board. Normally, this bit should be set to '1' by software so as not to unnecessarily deteriorate the performance.

This feature may be used to help prevent problems in AT clones and compatibles that have bus speeds above 8.33 Mhz. Software should provide a configuration mechanism so that the bit may remain inactive in problem systems. Writes to this field are glitch-free.

Automatic wait mechanism

Some devices decoded by ATHENA do not require any additional wait states. An automatic wait mechanism has been implemented in ATHENA for the case of devices that may not follow the speed of some rapid systems.

When the automatic wait is required (**nowait** = 'O'), the bus will be put into wait for an equivalent time of 100 ns to 125 ns when an access to some devices is decoded.

These devices are:

- Drawing registers (read and write to offset range 1C00h-1DFFh)
- . Host registers (read and write to offset range 1E00h-1EFFh)
- . Pseudo-DMA window (read and write to offset range 0000h -1BFFh, with vgaen = 0 and pseudodma = 1)
- VRAM direct write (write to offset range 0000h -1BFFh, with vgaen = 0 and pseudodma = 0)

Note: Some devices do not use automatic wait because they're already using wait states in normal operation. These devices are:

- BIOS ROM
- VRAM direct read
- VGA frame buffer read and write
- . External devices read and write, I/O or memory
- VGA register in the Power Graphic mode memory space (read and write to offset range 1F00h -1FFFh, with vgaen = 0)

Reserved
<7:5>

Reserved: Writing has no effect. These bits return all zeroes when read.

mouseen
<8> R/W

MOUSE ENable: When set to '1', this bit enables mouse decode for the DUBIC chip. The mousemap field should be programmed at the same time as this field, so the appropriate map will be selected when the decode is enabled.

This field should be written to only when necessary. When written, it may glitch or pass through an intermediate value, even when rewriting the same value.

mousemap
<9> R/W

MOUSE MAP: When mouseen is active ('1') and mousemap=0, the mouse port is decoded in I/O space at 23Ch-23Fh.

When mouseen is active and mousemap=1, the mouse port is decoded in I/O space at 238h-23Bh.

This field should be written to only when necessary. When written, it may glitch or pass through an intermediate value, even when rewriting the same value.

Reserved
<10>

Reserved: Writing has no effect. These bits return all zeroes when read.

vgabank0
<11> R/W

VGA BANK 0: Sampled on hard reset, this bit assumes the external strapping configuration value. During hard reset, the control signal derived from this register bit is forced to guarantee the reset path to the VGA straps which come from the vd bus.

This field should be written to only when necessary. When written, it may glitch or pass through an intermediate value, even when rewriting the same value. When fbm = 3, vbank0 should be set to 0 (Bank 2).

Value	Meaning
0	Boot in Bank 2
1	Boot in Bank 0

Refer to Section 3.6.3 to determine the reset value of this bit.

Reserved
<15:12>

Reserved: Writing has no effect. These bits return all zeroes when read.

rfhcnt
<19:16>
R/W

ReFresHCouNter: This field defines the rate of VRAM/DRAM refresh requests.

Program (round the fraction to the nearest integer):

$$\text{rfhcnt} = \text{RAM refresh period } \mu\text{S} \times \text{clock-frequency Mhz} / 64.$$

For a typical 40Mhz system, a value of 9 is programmed in rfhcnt.

$$\text{rfhcnt} = 15.625 \mu\text{S} \times 40 \text{ Mhz} / 64.$$

During the reset period, the refresh request is continuously forced to its inactive state so that no VRAM activities will occur. By maintaining the reset low for 200 μS , a proper VRAM initialisation will occur (valid for power up or after a VRAM error).

Writes to this field are glitch-free.

fbm
<23:20>
R/W

Frame Buffer Mode: This field specifies the mode used to draw in the frame buffer. The modes are used to generate all xRAM control strobes and addresses. For more information about frame buffer mode, refer to Section 3.2.1.

Writes to this field are glitch-free.

hyperpg
<25:24>
R/W

HYPER PaGe: On power up, software must read the external strapping value in the destination register (DST1), and set this bit accordingly.

<i>hyperpg<1:0></i>		
<i>dmaMod<1:0></i>	<i>Mnemonic</i>	<i>Operation</i>
00	NOHYPER	NO HYPER-PAGE (default)
01	SELHYPER	HYPER-PAGE on 256Kx8 SECTIONS (Bank = 2, 3, 4)
10	ALLHYPER	ALL HYPER-PAGE
11	—	Reserved

This field should be written to only when necessary. When written, it may glitch or pass through an intermediate value, even when rewriting the same value. Writing this field may cause spurious errors. It should only be written during the product configuration process.

These bits are read from VD<52:51> during reset. Software must read these bits from DST1<20:19> and load them here.

**tram <26>
R/W**

Type of VRAM: The tram field is used by the CRTC for data transfer request generation. Specifies the type of 256K×? VRAM used for Banks 2, 3, and 4 (note that all banks should have the same type of VRAM). On power up, software must read the external strapping value in the destination registers (DST0, DST1), and set this bit accordingly.

This field should be written to only when necessary. When written, it may glitch or pass through an intermediate value, even when rewriting the same value. Writing this field may cause spurious errors. It should only be written during the product configuration process.

Value	Meaning
0	256K x 16 (SAM = 256)
1	256K × 4 or 256K × 8 (SAM = 512)

Read from VD<54> during reset. Software must read this bit from DST1<22>, invert it, then load it here.

block8/<27>

This field indicates VRAM support for 8-bit block transfers. The value is read from VD<19> at reset. Software must read this bit, invert it, then store it in OPMODE<27>. The strapping values are as follows:


Value	Meaning
0	4-bit block mode is supported
1	8-bit block mode is supported

**Reserved
<31:28>**

Reserved: Writing has no effect. These bits return all zeroes when read.

Memory Address 1E5C (MEM) Attributes R/W - STATIC

Reset Value 0000 0000 0000 0000 0000 0000 0000 0000b



crtcbpp <1:0> CRTC Bits Per Pixel: Specifies the number of bits per pixel for the video. Writes to this field are glitch-free.

<i>crtcbpp</i>	<i>Number of bits</i>
00	8
01	16
10	32
11	Reserved

alw <2> Automatic Line Wrap: Specifies that the video is in automatic line wrap. If set to 0, the video is in non-automatic line wrap. If set to 1, the video is in automatic line wrap. Writes to this field are glitch-free.

interlace <4:3> INTERLACE: Indicates interlace mode and pitch. Writes to this field are glitch-free.

<i>interlace</i> <1:0>	<i>Mode</i>
00	Non interlaced
01	Interlace : pitch = 768 (768 and 640)
10	Interlace : pitch = 1024 (800 and 1024)
11	Interlace : pitch = 1280 (1280)

videodelay c 10,9,5> VIDEO DELAY Specifies the delay in the dtrequest module between the CRTC signals and the delayed signals sent to the VCTL. The delay must respect three constraints which are described at the end of Section 3.2.5.5. Writes to this field are glitch-free.

<i>videodelay</i> <2:0>	<i>Delay</i>
000	5 vidclk
001	11 vidclk
010	24 vidclk
011	28 vidclk
100	3 vidclk
101	4 vidclk
11x	Reserved

hrsten <6> HoRizontal video ReSeT ENable: When set to 1, the horizontal counter of the CRTC can be reset by the VIDRST pin.

This field should be written to only when necessary. When written, it may glitch or pass through an intermediate value, even when rewriting the same value.

vrsten <7> Vertical video ReSeT ENable: When set to 1, the vertical counter of the CRTC can be reset by the VIDRST pin.

This field should be written to only when necessary. When written, it may glitch or pass through an intermediate value, even when rewriting the same value.

vesafeat <8> Activates the extra memory page select bit. Used in VGA mode by the VESA driver to reduce the first memory access window from 64K to 32K.

This field should be written to only when necessary. When written, it may glitch or pass through an intermediate value, even when rewriting the same value.

vscale <17:16> Video clock pre-SCALing:

These bits are used to specify a pre-scaling factor to the clock that is sent to the CRTC. Writes to this field are glitch-free.

<i>nodubic</i>	<i>vgaen</i>	<i>vscale</i>	<i>Clock divide ration</i>
0	X	XX	1 (bypass)
1	0	00	1 (bypass)
		01	2
		10	4
		11	8
	1	XX	1 (bypass)

syncdel <19:18> SYNC DELay: These bits specify the delay that is to be added to the horizontal and vertical sync. The syncdel field has no effect when a DUBIC chip is present, since HSYNC/ and VSYNC/ are not generated by ATHENA. Writes to this field are glitch-free.

<i>vgaen</i>	<i>syncdel</i>	<i>Delay added to HSYNC. and VSYNC/</i>
0	X	1 (bypass)
1	0	1 (bypass)
		2
		4
		8
	1	1 (bypass)

Reserved <31:20, 15:11> Reserved: Writing has no effect. These bits return all zeroes when read.

5.3 VGA Mode Register Descriptions

CRTC Address (CRT Controller Register)

Memory Address Mono 1FB4 Color 1FD4 **I/O Address** Mono 3B4 Color 3D4

CRTC register index address 7:0

CRTC register index address 7:0							
7	6	5	4	3	2	1	0

D7-D0 CRTC Register Index Address
 These bits select which CRTC register is to be accessed.

Horizontal Total (CRT Controller Registers)

Memory Address Mono 1FB5 Color 1FD5 **I/O Address** Mono 3B5 Color 3D5 **Index** 00

Horizontal total 7:0

Horizontal total 7:0							
7	6	5	4	3	2		10

D7-D0 Horizontal Total
 These bits define the total number of characters, minus five, in the horizontal scan interval including retrace time. The horizontal period is $T_H = (R0+5) \times T_C$; where R0 is the contents of this register, and T_C is the period of the input character clock.

Horizontal Display Enable End (CRT Controller Registers)

Memory Address Mono 1FB5 Color 1FD5 **I/O Address** Mono 3B5 Color 3D5 **Index** 01


Horizontal displayed characters 7:0

Horizontal displayed characters 7:0							
7	6	5	4	3	2		10

D7-D0 Horizontal Displayed Characters
 These bits define the length of the horizontal display period. This period is equal to $(R1+1) \times T_C$; where R1 is the contents of this register, T_C is the period of the input character clock, and providing R1 is less than R0.

Memory Address Mono 1FB5 Color 1FD5 I/O Address Mono 3B5 Color 3D5 Index 0 2

Horizontal blank start pos. 7:0




D7-D0

Horizontal Blank Start Position

The value of this register determines when the horizontal component of the blanking signal becomes active. This component goes high at time (R2+1) x TC after the start of a horizontal cycle; where R2 is the contents of this register, TC is the period of the input character clock, and providing R2 is less than R0.

Memory Address Mono 1FB5 Color 1FD5 I/O Address Mono 3B5 Color 3D5 Index 0 3



D6-D5

Horizontal Skew Bits 1 And 0

These bits determine the skew of the display enable signal as follows:

D6	D5	Disable Enable Skew
0	0	Display enable is not delayed
0	1	Display enable delayed by one character clock
1	0	Display enable delayed by two character clocks
1	1	Display enable delayed by three character clocks

D4-D0

Horizontal Blank End Position Bits 4 To 0

These five bits are the least significant bits of a six-bit total which determines the length of the active horizontal blanking signal. The sixth bit is located at D7 of the horizontal retrace end (Index 05h) register. Horizontal blank end occurs at (using 8-bit math) R2+{ [(Horizontal blank end value AND 3Fh) - (R2 AND 3Fh)] AND 7Fh}.

Horizontal Retrace Start

(CRT Controller Registers)

Memory Address Mono 1FB5 Color 1FD5 **I/O Address** Mono 3B5 Color 3D5 **Index** 04

Horizontal retrace start pos.

7	6	5	4	3	2	1		0
---	---	---	---	---	---	---	--	---

D7-D0

Horizontal Retrace Start Position Bits

The value of these bits determines when the horizontal retrace will start.

Horizontal Retrace End

(CRT Controller Registers)

Memory Address Mono 1FB5 Color 1FD5 **I/O Address** Mono 3B5 Color 3D5 **Index** 05

Horizontal blank end bit 5					Horizontal retrace skew 1:0		Horizontal retrace end pos. 4:0		
7	6	5	4	3	2	1	0		

D7

Horizontal Blank End Position Bit 5

This is the horizontal blank end position MSB. The first five bits are in the horizontal blanking end register (Index 03h).

D6-D5

Horizontal Retrace Skew Bits 1 And 0

These bits determine the skew of the horizontal retrace signal as follows:

D6	D5	Horizontal Retrace Skew
0	0	Horizontal retrace is not delayed
0	1	Horizontal retrace delayed by one character clock
1	0	Horizontal retrace delayed by two character clocks
1	1	Horizontal retrace delayed by three character clocks

D4-D0

Horizontal Retrace End Position Bits 4 To 0


These bits determine the length of the active horizontal retrace signal. The horizontal retrace end position occurs at (using 8-bit math) $R4 + \{[(R5 \text{ AND } 1Fh) - (R4 \text{ AND } 1Fh)] \text{ AND } 3Fh\}$

(CRT Controller Registers)

Vertical Total

Memory Address	Mono 1FB5 Color 1FD5	I/O Address	Mono 3B5 Color 3D5	Index	06
----------------	----------------------	-------------	--------------------	-------	----

Vertical total 7:0



D7-D0


Vertical Total Bits 7 To 0

These are the low-order eight-bits of the ten-bit vertical total. Bits eight and nine are located in the overflow register (Index 07h). Vertical total = Vertical total value+2.

(CRT Controller Registers)

Overflow

Memory Address	Mono 1FB5 Color 1FD5	I/O Address	Mono 3B5 Color 3D5	Index	07
----------------	----------------------	-------------	--------------------	-------	----



D7 Vertical Retrace Start Bit 9: This is bit nine, the MSB of the vertical retrace start register (Index 10h). This bit is reserved in EGA mode.

D6 Vertical Display End Bit 9: This is bit nine, the MSB of the vertical display enable end register (Index 12h). This bit is reserved in EGA mode.

D5 Vertical Total Bit 9: This is bit nine, the MSB of the vertical total register (Index 06h). This bit is reserved in EGA mode.

D4 Line Compare Bit 8: This is bit eight of the line compare register (Index 18h).

D3 Vertical Blanking Start Bit 8: This is bit eight of the vertical blanking start register (Index 15h).

D2 Vertical Retrace Start Bit 8: This is bit eight of the vertical retrace start register (Index 10h).


D1 Vertical Display End Bit 8: This is bit eight of the vertical display enable end register (Index 12h).

D0 Vertical Total Bit 8: This is bit eight of the vertical total register (Index 06h).

Preset Row Scan

(CRT Controller Registers)

Memory Address	Mono 1FB5 Color 1FD5	I/O Address	Mono 3B5 Color 3D5	Index	0 8
----------------	----------------------	-------------	--------------------	-------	-----




- D6-D5** Byte Pan Bits 1 And 0
These bits control the byte panning in modes programmed as multiple shift modes.
- D4-D0** Preset Row Scan Bits 4 To 0
The value of these bits is the first row value at the start of a vertical period.

Maximum Scan Line

(CRT Controller Registers)

Memory Address	Mono 1FB5 Color 1FD5	I/O Address	Mono 3B5 Color 3D5	Index	09
----------------	----------------------	-------------	--------------------	-------	----




- D7** Line Doubling Enable: This bit is reserved in EGA mode.
 ■ 0: Disables double scan.
 . 1: Enables double scan.
- D6** Line Compare Bit 9
This is bit nine, the MSB of the line compare register (Index 18h). This bit is reserved in EGA mode.
- D5** Vertical Blanking Start Bit 9
This is bit nine, the MSB of the vertical blanking start register (Index 15h). This bit is reserved in EGA mode.
- D4-D0** Maximum Scan Line Bits 4 To 0
These bits specify the number of scan lines in a character row.

(CRT Controller Registers)

Cursor Start

Memory Address Mono 1FB5 Color 1FD5 **I/O Address** Mono 3B5 Color 3D5 **Index** O A




- D7** CRTC Test Enable
- 0: Disables the CRT test circuitry.
 - 1: Enables the CRT test circuitry if bit D7 of the extended function register, 3DFh Index 01, is also 1.
- D5** Cursor Disable. This bit is reserved in EGA mode.
- 0: Turns the cursor on.
 - 1: Turns the cursor off.
- D4-D0** Cursor Start Row Scan Bits 4 To 0
These bits specify the row scan of a character line where the cursor is to begin.

(CRT Controller Registers)

Cursor End

Memory Address Mono 1FB5 Color 1FD5 **I/O Address** Mono 3B5 Color 3D5 **Index** O B



- D6-D5** Cursor Skew Bits 1 And 0
These bits determine the skew of the cursor signal as follows:


<i>D6</i>	<i>D5</i>	<i>Cursor Skew</i>
0	0	Cursor signal is not delayed
0	1	Cursor signal delayed by one character clock
1	0	Cursor signal delayed by two character clocks
1	1	Cursor signal delayed by three character clocks

- D4-D0** Cursor End Row Scan Bits 4 To 0
These bits specify the row scan of a character line where the cursor is to end.

Start Address High**(CRT Controller Registers)**

Memory Address Mono 1FB5 Color 1FD5	I/O Address Mono 3B5 Color 3D5	Index 0C
--	---------------------------------------	-----------------

Start address 15:8

**D7-D0**


Start Address Bits 15 To 8

These are the eight MSB's of the 16-bit start address of the screen buffer.

Start Address Low**(CRT Controller Registers)**

Memory Address Mono 1FB5 Color 1FD5	I/O Address Mono 3B5 Color 3D5	Index 0D
--	---------------------------------------	-----------------

Start address 7:0

**D7-D0**


Start Address Low Bits 7 To 0

These are the eight LSB's of the 16-bit start address of the screen buffer.

Cursor Position High**(CRT Controller Registers)**

Memory Address Mono 1FB5 Color 1FD5	I/O Address Mono 3B5 Color 3D5	Index 0E
--	---------------------------------------	-----------------

Cursor address 15:8

**D7-D0**

Cursor Address Bits 15 To 8

These are the eight MSB's of the 16-bit address of the cursor location in memory.

Memory Address Mono 1FB5 Color 1FD5 I/O Address Mono 3B5 Color 3D5 Index 0 F

Cursor address 7:0

7	6	5	4	3	2		10

D7-D0

Cursor Address Low Bits 7 To 0

These are the eight LSB's of the 16-bit address of the cursor location in memory.

Memory Address Mono 1FB5 Color 1FD5 I/O Address Mono 3B5 Color 3D5 Index 10

Vertical retrace start pos. 7:0

7	6	5	4	3	2		10

D7-D0


Vertical Retrace Start Position Bits 7 To 0

These are the eight LSB's of the vertical retrace start position, and is programmed in horizontal scan lines. Bits eight and nine are in the overflow register (Index 07h).

Vertical Retrace End

(CRT Controller Registers)

Memory Address	Mono 1FB5	Color 1FD5	I/O Address	Mono 3B5	Color 3D5	Index	11
----------------	-----------	------------	-------------	----------	-----------	-------	----




- D7** Register 7-0 Protect. This bit is reserved in EGA mode.
 - . 0: Enables the writing of data to CRTC registers 7 To 0.
 - . 1: Disables the writing of data to CRTC registers 7 To 0.
- D6** Select 5 Refresh Cycles. This bit is reserved in EGA mode.
 - 0: Allows three dynamic RAM refresh cycles per horizontal line.
 - 1: Allows five dynamic RAM refresh cycles to be generated in every horizontal line.
- D5** Enable Vertical Interrupt
D5=0 enables the vertical retrace interrupt.
- D4** Clear Vertical Interrupt
D4=0 clears the vertical retrace interrupt. After being cleared this bit must be set to 1 so that interrupts are not held inactive.
- D3-D0** Vertical Retrace End Position Bits 3 To 0
These bits determine the length of the vertical retrace signal. Since this value is only four bits in length, The maximum length of the vertical retrace signal is 15 clock periods.

Vertical Display Enable End

(CRT Controller Registers)

Memory Address	Mono 1FB5	Color 1FD5	I/O Address	Mono 3B5	Color 3D5	Index	12
----------------	-----------	------------	-------------	----------	-----------	-------	----




- D7-D0** Vertical Displayed Lines Bits 7 To 0
These are the least significant eight bits of the ten-bit value which defines the vertical display enable end position. The value of these ten bits is the total number of lines to be displayed minus one.

(CRT Controller Registers)

Offset

Memory Address	Mono 1FB5	Color 1FD5	I/O Address	Mono 3B5	Color 3D5	Index	13
----------------	-----------	------------	-------------	----------	-----------	-------	----

Line address offset 7:0



D7-D0


Line Address Offset Double Words

These bits are the value used to offset the memory address counter to the beginning of the next displayed character line. This value is the number of double words (or single words) in one character line.

(CRT Controller Registers)

Underline Location

Memory Address	Mono 1FB5	Color 1FD5	I/O Address	Mono 3B5	Color 3D5	Index	14
----------------	-----------	------------	-------------	----------	-----------	-------	----



D6

Double Word Select. This bit is reserved in EGA mode.

- . 0: Causes the memory addresses to be single word addresses.
- 1: Causes the memory addresses to be double word addresses.

D5

Count By four. This bit is reserved in EGA mode.

- . 0: Causes the memory address counter to be clocked with the character clock.
- . 1: Causes the memory address counter to be clocked with the character clock divided by four. If the count by two bit (Index 17h bit D3) is set to 1, then this bit has no effect.

D4-D0


Underline Row Scan Bits 4 To 0

These bits specify the horizontal row scan of a character row on which an underline occurs.

Vertical Blanking Start**(CRT Controller Registers)**

Memory Address	Mono 1FB5 Color 1FD5	I/O Address	Mono 3B5 Color 3D5	Index	15
----------------	----------------------	-------------	--------------------	-------	----

Vertical blank start pos. 7:0

**D7-D0**


Vertical Blanking Start Position Bits 7 To 0

These are the least significant eight bits of the ten-bit start vertical blanking value. Bits eight and nine are found in the overflow register (Index 07h) and the maximum scan line register (Index 09h). The value of these ten bits is one less than the horizontal scan line count at which the vertical blanking signal becomes active.

Vertical Blanking End**(CRT Controller Registers)**

Memory Address	Mono 1FB5 Color 1FD5	I/O Address	Mono 3B5 Color 3D5	Index	16
----------------	----------------------	-------------	--------------------	-------	----


Vertical blanking end position 7: 0

**D7-D0**

Vertical Blanking End Position Bits 7 To 0

The value of these bits specify the horizontal scan count when the vertical blanking signal becomes inactive. This value is in horizontal scan lines.

Memory Address	Mono 1FB5	Color 1FD5	I/O Address	Mono 3B5	Color 3D5	Index	17
----------------	-----------	------------	-------------	----------	-----------	-------	----



D7 CRTC Reset

- 0: Clears both the horizontal and vertical retrace.
- . 1: Enables both the horizontal and vertical retrace.

D6 Byte/Word Mode Select

- . 0: Selects word mode. The memory address counter bits are shifted left before being applied to the video memory. Address bit 0 is replaced with either bit 15 or bit 13 of the memory address counter, as selected by the MA 15/MA 13 select bit
- . 1: Selects the byte mode. The memory address counter bits are applied directly to the video memory.

D5 MA 15/MA 13 Select

- . 0: Selects memory address counter bit 13 to be used as memory address bit 0 in word mode. In byte mode, memory address counter bit 0 is used for memory address bit 0.
- . 1: Selects memory address counter bit 15 to be used as memory address bit 0 in word mode. In byte mode, memory address counter bit 0 is used for memory address bit 0.

D3 Count By Two

- . 0: Causes the memory address counter to be clocked by the character clock.
- 1: Causes the memory address counter to be clocked by every second character clock.

D2 Horizontal Retrace Divide Select

- 0: Causes the vertical timing counter to be clocked on every horizontal retrace. The maximum number of horizontal scan lines is 1024.
- . 1: Causes the vertical timing counter to be clocked by every second horizontal retrace. The maximum number of horizontal scan lines is 2048.


- D1** MA 14/Row Scan Select
 This bit is used to select the internal signal used for memory address 14.
- 0: Causes the row scan counter bit 1 to be used as memory address bit 14 during CRTC reads from display memory.
 - 1: Causes memory address bit 14 to be used as memory address bit 14 during CRTC reads from display memory.
- D0** Compatability Mode Select
 This bit is used for compatibility with IBM CGA.
- 0: Causes the row scan address bit 0 to be used as memory address bit 13 during CRTC reads from display memory.
 - 1: Causes memory address counter bit 13 to be used as memory address bit 13 during CRTC reads from display memory.

Line Compare

(CRT Controller Registers)


Memory Address Mono 1FB5 Color 1FD5	I/O Address Mono 3B5 Color 3D5	Index 18
--	---------------------------------------	-----------------

Line Compare 7:0



- D7-D0** Line Compare Bits 7 To 0
 These are the eight least significant bits of the ten-bit line compare value. When the number of displayed lines reaches this value, the display memory address is reset following two horizontal lines. Bit eight and bit nine are in the overflow register (Index 07h) and the maximum scan line register (Index 09h).

Memory Address	Mono 1FB5 Color 1FD5	I/O Address	Mono 3B5 Color 3D5	Index	22
-----------------------	----------------------	--------------------	--------------------	--------------	----




D7-D0

CPU Data Bits 7 To 0

This register reads one of four 8-bit registers of the graphics controller CPU data latch. These latches are loaded when the CPU reads from display memory. Bits 1 and 0 of graphics controller register Index 04h (read plane select) determine which of the four latches (planes 0-3) is read. This register contains color compare data in mode 1.

Memory Address	Mono 1FB5 Color 1FD5	I/O Address	Mono 3B5 Color 3D5	Index	24
-----------------------	----------------------	--------------------	--------------------	--------------	----



D7


Attributes Address/Data Select:

- . 0: Indicates the attributes controller is prepared to accept an address value.
- 1: Indicates the attributes controller is prepared to accept a data value.

A read from port 1FBA/1FDAh resets D7. Each data write to the attributes controller will toggle this bit.


Attributes Address**(CRT Controller Register)**

Memory Address Mono 1FB5 Color 1FD5 **I/O Address** Mono 3B5 Color 3D5 **Index** 2 6

**D5** Palette Enable**D4-D0** Attributes Address Bits 4 To 0:
These bits return the value of the attributes controller address register.**Graphics Controller CPU Data Latch, Map 0****(CRT Controller Registers)**


Memory Address Mono 1FB5 Color 1FD5 **I/O Address** Mono 3B5 Color 3D5 **Index** E0

CPU data 7:0

**D7-D0** CPU Data Bits 7 To 0
This register contains the data which is to be written to, or has been read from the 8-bit register for plane 0 of the graphics controller CPU data latch.
After this register is accessed, the index will automatically increment to E1.**Graphics Controller CPU Data Latch, Map 1****(CRT Controller Registers)**

Memory Address Mono 1FB5 Color 1FD5 **I/O Address** Mono 3B5 Color 3D5 **Index** E 1

CPU data 7:0

**D7-D0** CPU Data Bits 7 To 0
This register contains the data which is to be written to, or has been read from the 8-bit register for plane 1 of the graphics controller CPU data latch.
After this register is accessed, the index will automatically increment to E2.

Memory Address Mono 1FB5 Color 1FD5 I/O Address Mono 3B5 Color 3D5 Index E 2

CPU data 7:0

r							
7	6	5	4	3	2	1	0

D7-D0

CPU Data Bits 7 To 0

This register contains the data which is to be written to, or has been read from the 8-bit register for plane 2 of the graphics controller CPU data latch.

After this register is accessed, the index will automatically increment to E3.

Memory Address Mono 1FB5 Color 1FD5 I/O Address Mono 3B5 Color 3D5 Index E 3

CPU data 7:0

7	6	5	4	3	2		10

D7-D0


CPU Data Bits 7 To 0

This register contains the data which is to be written to, or has been read from the 8-bit register for plane 3 of the graphics controller CPU data latch.

After this register is accessed, the index will automatically increment to E0.

Memory Address 1FB8

I/O Address 3B8



D7 Display Page 1

- 0: Causes memory page 0 (B0000-B7FFFh) to be displayed.
- 1: Causes memory page 1 (B8000-BFFFFh) to be displayed. Bit D1 of the configuration register (3BFh) must be high before this bit can be set.

D5 Text Blink Enable

- 0: Causes attribute bit 7 to be used for background intensity in text mode.
- 1: Causes all characters with attribute bit 7 high to blink and all characters to have low background intensity.

D3 Display Enable

- 0: Blanks the display.
- 1: Enables the display. Bit D5 of auxiliary register 2 (emulation control) must be 1 before the display can be blanked.

D1 Graphics Mode Select

- 0: Selects text mode.
- 1: Selects graphics mode. This bit can be set only if D0 of the configuration register (3BFh) is 1.

Memory Address 1FB9

I/O Address 3B9

Reserved

Reserved							
7	6	5	4	3	2	1	0

When this port is read from or written to the light pen latch is set.

Memory Address 1FB8

I/O Address 3BA


Reserved

Reserved							
7	6	5	4	3	2		10

When this port is read from or written to the light pen latch is cleared.

Memory Address 1FBF

I/O Address 3BF



D1

Enable Page 1

- . 0: Prevents D7 of the mode control register (3B8h) from being set.
- 1: Allows D7 of 3B8h to be set. The logical AND of this bit and data bus D7 is applied to the bit 7 latch of the mode control port.

D1=0 causes the display memory to appear in the B0000-B7FFFh CPU address range. In text mode, the memory is actually only 4K in size and is repeated (B 1000-B 1FFFh, B2000-B2FFFh, etc. are the same memory as B0000-B0FFFh). D1=1 allows 64K of unique memory to be accessed in the B0000-BFFFFh range.


When in graphics mode, 64K of unique memory is always available. The CPU can access the upper 32K (B8000-BFFFFh) only when D 1= 1.

D0

Enable Graphics Mode

- 0: Prevents D1 of 3B8h from being set.
- . 1: Allows D 1 of the mode control register (3B8h) to be set.

The logical AND of this bit and data bus D1 is applied to the bit 1 latch of the mode control port.

(Attributes Controller Registers)**Address****Memory Address** 1FC0**I/O Address** 3C0

A read from port 3BA/3DAh resets this port to the attributes address register. The first read or write to this register after a 3BA/3DAh reset accesses the attributes index, the next read or write accesses the palette. Subsequent reads or writes to this register toggle between index and palette.

D5

Palette Enable

- 0: Enables the loading of the palette registers. The display is forced to the overscan color.
- 1: Enables the application of video pixel data to the color palette address inputs.


D4-D0

Attributes Controller Register Index Address Bits 4 To 0

Bits D4-D0 of this register select which attributes register is to be accessed at 03Clh.

(Attributes Controller Registers)**Palette****Memory Address** Read 1FC1 Write 1FC0**I/O Address** Read 3C1 Write 3C0**Index**


00-0F



There are 16 palette registers. Each of these registers corresponds to one possible combination of the four video plane inputs to the attributes controller system.

Bits D5-D0 allow a dynamic mapping of text attribute or graphic color input value for the displayed color. The value of these six bits determine the color to be displayed.

Memory Address	Read 1FC1	Write 1FC0	I/O Address	Read 3C1	Write 3C0	Index	1 0
----------------	-----------	------------	-------------	----------	-----------	-------	-----




- D7** PD5/4 Select
 - . 0: Enables PD5 and PD4 to become the outputs of the palette registers.
 - . 1: Causes PD5 and PD4 to be used as bits 0 and 1 of the color select register.
- D6** PEL Width
 - . 1: Causes the video pipeline to be sampled such that eight bits are available for color selection in the 256-color mode.
 - 0: This bit should be 0 in all other modes.
- D5** PEL Panning Compatibility
 - 0: Has no effect on the output of the PEL panning register.
 - . 1: Causes a successful line compare in the CRT controller to force the output of the of the horizontal panning register to 0 until “+VSYNC” becomes active. The output then returns to its programmed value. This bit allows the panning of only the top portion of the display.
- D3** Blink/Intensity Select
 - . 0: Selects the use of bit D7 of the character attribute to be used for the background intensity.
 - . 1: Selects the use of bit D7 of the character attribute to be used for blink. This bit is also 1 to enable blinking in graphics modes.
- D2** Line Graphics Enable
 - . 0: Causes the ninth horizontal bit position of a displayed character cell to be the same color as the background.
 - 1: Causes the ninth horizontal bit position of a displayed character cell to be the same as the eighth bit position if the character code being displayed is between 0C0h and 0DFh.

- D1 Monochrome/Color Select
 - . 0: Selects color display attributes.
 - 1: Selects monochrome display attributes.
- D0 Graphics Mode Select
 - 0: Selects the alphanumeric mode.
 - 1: Selects the graphics mode.

Memory Address	Read 1FC1	Write 1FC0	I/O Address	Read 3C1	Write 3C0	Index	11
----------------	-----------	------------	-------------	----------	-----------	-------	----

Overscan PD7:0




Reserved (EGA)

D7-D0 Overscan PD7 To PDO: These eight bits determine the border color of the CRT display.

Color Plane Enable**(Attributes Controller Registers)**

Memory Address Read 1FC1 Write 1FC0	I/O Address Read 3C 1 Write 3C0	Index 12
--	--	-----------------

**D5-D4**

Diagnostic Select Bits 1 And 0

These bits select two of eight color outputs for the status port (see ports 3BAh, 3DAh bits D4 and DS) as follows:

<i>Diagnostic Select</i>		<i>status Port</i>	
<i>D5</i>	<i>D4</i>	<i>D5</i>	<i>D4</i>
0	0	PD2	PDO
0	1	PD5	PD4
1	0	PD3	PD1
1	1	PD7	PD6


D3-D0

Enable Planes 3 To 0

- 0: Disables the corresponding memory plane.
- 1: Enables the corresponding memory plane.

Horizontal Panning**(Attributes Controller Registers)**


Memory Address Read 1FC1 Write 1FC0	I/O Address Read 3C1 Write 3C0	Index 13
--	---------------------------------------	-----------------

**D3-D0**

Horizontal Pan Count Bits 3 To 0

These bits are used for horizontal panning. In 8-PELs-per-character modes, this register is normally programmed with the value 0. The displayed image is shifted left by the number of pixels specified using this register. The maximum allowed is seven. In 9-PELs-per-character modes this register is normally programmed with the value of eight. Programming the values zero to seven will shift the display increasingly to the left.


Memory Address	Read 1FC1 Write 1FC0	I/O Address	Read 3C1 Write 3C0	Index	14
-----------------------	----------------------	--------------------	--------------------	--------------	----



D3-D2 Color Select Bits 7 And 6
These bits are the two most significant bits of the eight-bit color value in all modes except 256-color graphics.

D1-D0 Color Select Bits 5 And 4
These bits can be used in place of the PD5 and PD4 outputs from the palette registers to form the eight-bit color value.


Memory Address	Read 1FCC	Write 1FC2	I/O Address	Read 3CC	Write 3C2
	Write EGA 1FC3			Write EGA 3C3	



- D7** Vertical Retrace Polarity Select
- 0: Selects positive vertical retrace.
 - . 1: Selects negative vertical retrace.
- D6** Horizontal Retrace Polarity Select
- . 0: Selects positive horizontal retrace.
 - . 1: Selects negative horizontal retrace.
- D5** Odd/Even Page Select
- This bit selects between two 64K pages of memory when in the Odd/Even mode.
- . 0: Selects the low page of RAM.
 - . 1: Selects the high page of RAM.
- D4** Video Disable (EGA mode only)
- . 0: Activates internal video drivers.
 - . 1: Deactivates the internal video drivers.
- D3-D2** Clock Select Bits 1 And 0
- Bits D3 and D2 select the clock source as dictated by Auxiliary register 01, D6. See Auxiliary register 01, D6 for further details.
- D1** Video RAM Enable
- 0: Disables the video RAM.
 - . 1: Enables the video RAM at the address set by the Graphics Controller Miscellaneous register, Index 6, bits D2 and D3.
- D0** I/O Address 3DX/3BXh Select
- 0: Sets the CRT controller address to 3BXh and the input status register 1 address to 3BAh for monochrome adapter emulation. The second video RAM window, when enabled, is accessible from B0000h to B7FFFh.
 - 1: Sets the CRT controller address to 3DXh and the input status register 1 address to 3DAh for CGA emulation. The second video RAM window, when enabled, is accessible from B8000h to BFFFFh.


Memory Address 1FC2
EGA 1FC3

I/O Address 3C2
EGA 3C3




- D7** CRTC Interrupt
D7=1 signifies that a CRTC interrupt is pending. The interrupt is cleared when this bit is set to 0.
- D6-D5** Feature Input 1 And 0
These bits are always read as '11'.
- D4** Monitor Sense 0 (Switch Sense in EGA mode)
In VGA mode, D4 is always read as 1. In EGA mode, the value read depends on bits D3:D2 of the Misc. Output register.

<i>D3:D2</i>	<i>D4</i>
00	1
01	0
10	0
11	1

Address**(Sequencer Registers)****Memory Address** 1FC4**I/O Address** 3C4**D4-D0**

Sequencer Register Index Address Bits 4 to 0

The index specified by these address bits indicate the location of the register to which data is being written to or read from.

Reset**(Sequencer Registers)****Memory Address** 1FC5**I/O Address** 3C5**Index** 00**D1**

Synchronous Reset

0: Clears and stops the sequencer at the end of a memory cycle, and the memory buses are placed in the high impedance state. This bit must be set to 0 before changing any of the following:

- D0 and D3 of 1FC5h Index 01
- D2 and D3 1FC2h
- D0, D1 and D5 of 1FDFh Index 01
- D3 and D6 of 1FDFh Index 2

D0


Asynchronous Reset

0: Clears and stops the sequencer at the end of a memory cycle and the DIP switch latch becomes transparent. Resetting the sequencer with this bit can cause the loss of data.

Memory Address 1FC5

I/O Address 3C5

Index 0 1




- D5** Screen Off
 - . 0: Normal video operation.
 - . 1: Turns off the video and maximum memory bandwidth is assigned to the system. The display is blanked and all sync pulses are maintained
- D4** Shift 4
 - 0: Causes the graphics controller shift registers to be reloaded every character clock.
 - . 1: Causes the graphics controller shift registers to be reloaded on every fourth character clock. This is used for 32-bit fetches.
- D3** Dot Clock Rate
 - . 0: Causes the dot clock rate to be the same as the sequencer clock rate.
 - . 1: Causes the dot clock rate to be slowed to one-half of the sequencer clock rate. The character clock and shift/load signals are also slowed to half their normal speed.
- D2** Shift/Load Rate
 - . 0: Causes the graphics controller shift registers to be reloaded every character clock.
 - . 1: Causes the graphics controller shift registers to be reloaded every other character clock. This is used for word fetches.
- D1** Band Width (EGA mode only)
 - 0: Causes CRT memory cycles to occur in four of every five sequencer memory cycles.
 - . 1: Causes CRT memory cycles to occur in two of every five sequencer memory cycles.
- D0** 9/8 Dot Mode
 - . 0: Causes the sequencer to generate a 9 dot character clock.
 - 1: Causes the sequencer to generate an 8 dot character clock.

Plane Mask

(Sequencer Registers)

Memory Address 1FC5	I/O Address 3C5	Index 02
----------------------------	------------------------	-----------------




D3-D0 Plane 3, 2, 1 And 0 Write Enable
 A 1 in any bit location will enable system writes to the corresponding video memory plane. Simultaneous writes occur when more than one bit is 1.

Character Map Select

(Sequencer Registers)

Memory Address 1FC5	I/O Address 3C5	Index 03
----------------------------	------------------------	-----------------



D5, D3-D2 Map A Select Bits 2, 1 And 0: These bits are used for alpha character generation, when character attribute bit D3 is 1, according to the following table:

<i>D5</i>	<i>D3</i>	<i>D2</i>	<i>Map Selected</i>	<i>Map Location</i>
0	0	0	0	1 st 8KB of Plane 2
0	0	1	1	3 rd 8KB of Plane 2
0	1	0	2	5 th 8KB of Plane 2
0	1	1	3	7 th 8KB of Plane 2
1	0	0	4	2 nd 8KB of Plane 2
1	0	1	5	4 th 8KB of Plane 2
1	1	0	6	6 th 8KB of Plane 2
1	1	1	7	8 th 8KB of Plane 2

D4, D1-D0 Map B Select Bits 2, 1 And 0


These bits are used for alpha character generation, when character attribute bit D3 is 0, according to the following table:

<i>D4</i>	<i>D1</i>	<i>D0</i>	<i>Map Selected</i>	<i>Map Location</i>
0	0	0	0	1 st 8KB of Plane 2
0	0	1	1	3 rd 8KB of Plane 2
0	1	0	2	5 th 8KB of Plane 2
0	1	1	3	7 th 8KB of Plane 2
1	0	0	4	2 nd 8KB of Plane 2
1	0	1	5	4 th 8KB of Plane 2
1	1	0	6	6 th 8KB of Plane 2
1	1	1	7	8 th 8KB of Plane 2

Memory Address 1FC5

I/O Address 3C5

Index 04



D3 Chain 4

- . 0: Causes the system to access the data sequentially within a memory plane.
- . 1: Causes the two low-order bits A0 and A 1 to select the memory plane to be accessed by the system as follows:

<i>A1</i>	<i>A0</i>	<i>Map Selected</i>
0	0	0
0	1	1
1	0	2
1	1	3


- D2** Odd/Even Mode
- 0: Enables the system to write to planes 0 and 2 only at even addresses and planes 1 and 3 at odd addresses.
 - 1: Enables the system to write to any plane which is enabled by the plane mask register.
- D1** 256K Memory Size (EGA mode only)
- . 0 when 256K of memory is not installed. Address bits 14 and 15 are forced to 0.
 - . 1 when 256K of memory is installed. D1 should always be 1 for this multi-function video controller.
- D0** Alpha Mode Select (EGA mode only)
- . 0: Causes the graphics mode to be active. Address bits 13, 14 and 15 of the B video memory planes will be the same as those of the A video memory planes.
 - . 1: Causes the alphanumeric mode to be active. This causes address bits 13, 14 and 15 of the B video memory planes to be selected from the character map select register.

DAC Status

(VGA/Miscellaneous)

Memory Address IFC7

I/O Address 3C7



D1-D0 DAC Status. This port returns the last access cycle to the palette.

<i>D1</i>	<i>D0</i>	<i>Most Recent Cycle</i>
0	0	Write palette cycle
1	1	Read palette cycle


Reads from the DAC Write (3C8) or DAC Status registers do not interfere with read or write cycles, and may take place at any time.

(Graphics Controller Registers)

Address

Memory Address 1FCE

I/O Address 3CE



D3-D0

Graphics Controller Register Index Address Bits 3 to 0
These bits select which register is to be accessed at port 3CFh.


(Graphics Controller Registers)

Set/Reset

Memory Address 1FCF

I/O Address 3CF

Index 00




D3-D0

Set/Reset plane 3 to 0
These bits allow the set or reset of byte values in the four video planes:


- 1: Sets the byte
- 0: Resets the byte.

This register is active when the graphics controller is in write mode 0 and enable set/reset is activated.

Enable Set/Reset**(Graphics Controller Registers)****Memory Address** 1FCF**I/O Address** 3CF**Index** 0 1**D3-D0**


Enable Set/Reset Plane 3 to 0

These bits control the activation of the set/reset register. Setting any bit to 1 enables the corresponding bit in the set/reset register. Writing a 0 will disable the corresponding set/reset bit.

Color Compare**(Graphics Controller Registers)****Memory Address** 1FCF**I/O Address** 3CF**Index** 0 2**D3-D0**

Reference Color

These bits represent a 4-bit color value for reference by read mode (bit D3, Index 05h, mode control register). In this mode, when the system reads from display memory, the data byte returned will have a 1 in each bit position where the data in the four memory planes matches the value in the color compare register. Only the planes enabled by the color don't care register will be tested.

(Graphics Controller Registers)**Data Rotate****Memory Address** 1FCF**I/O Address** 3CF**Index** 03**D4-D3**

Function Select Bits 1 and 0


These two bits are used to select hardware logic functions to be performed between the video memory data latches and any data. Selected by the mode control register bits D0 and D1.

D4	D3	Function
0	0	Data unmodified
0	1	Logical AND with latched data
1	0	Logical OR with latched data
1	1	Logical XOR with latched data

D2-D0

Data Rotate Count Bits 2 to 0


These bits produce a 3-bit binary value which specifies the number of bit positions to rotate the system data on writes to video memory in write mode 0.

(Graphics Controller Registers)**Read Plane Select****Memory Address** 1FCF**I/O Address** 3CF**Index** 04**D1-D0**

Read Plane Select


This register is used to select the video memory plane to be read by the system. This register will select planes 3 to 0, as programmed in binary, for read operation.

Memory Address	1FCF	I/O Address	3CF	Index	0 5
----------------	------	-------------	-----	-------	-----



- D6** 256-Color Mode (VGA mode only)
- . 0: Allows the loading of the shift registers to be controlled by bit D5.
 - . 1: Causes the shift registers to be loaded in a manner which supports the 256-color mode
- D5** Shift Register Interleave Mode
- 1: Causes the shift registers in the Graphics Controller to format the serial data with odd numbered bits from both planes in the odd numbered planes and the even numbered bits from both planes in the even numbered planes.
- D4** Odd/Even Mode Select
- . 0: Makes the read plane select register control which plane the system reads data from.
 - . 1: Causes system address bit A0 to replace bit 0 of the read plane select register, thus allowing A0 to determine odd or even plane selection.
- D3** Read Mode Select
- 0: Causes the system to read data from the active video memory plane.
 - . 1: Enables the color compare register.
- D2** Reserved.
- D1-DO** Write Mode Select
- These two bits select the write mode as follows:

<i>DI</i>	<i>D O</i>	<i>Write Mode</i>
0	0	Data rotate. logical functions and set/reset are enabled in this mode.
0	1	The active video memory plane(s) are written with the contents of the 32-bit system data latches.
1	0	In this mode the bit position corresponding to the video plane address is used as the value of an 8-bit write to that video plane.
1	1	Each plane receives 8 bits of the value contained in the set/reset register for that plane. Rotated system data is ANDed with the bit mask register to give an 8-bit value which performs the same function as the bit mask register does in modes 0 and 2. In EGA this mode is the same as mode 1.



D3-D2

Memory Map Select Bits 1 and 0

These bits select where the video memory is mapped as follows:

D3	D2	Address
0	0	A0000 - BFFFFh
0	1	A0000 - AFFFFh ⁽¹⁾
1	0	B0000 - B7FFFh
1	1	B8000- BFFFFh

⁽¹⁾ Second video RAM window, when enabled, will occupy either B0000h to B7FFFh or B8000h to BFFFFh. See auxiliary register 0Ch.

D1

Odd/Even Chain Enable


- . 0: Causes A0 of the memory address bus to be used during system memory addressing.
- . 1: Allows A0 to be replaced by either A16 of the system address (if bits D3 and D2 are 0), or the odd/even page select bit from the miscellaneous output register.

D0

Graphics Mode Select

- . 0: Enables alpha mode and the character generator addressing system is activated.
- . 1: Enables graphics mode and the character addressing system is not used.

Memory Address 1FCF	I/O Address 3CF	Index 07
----------------------------	------------------------	-----------------

**D3-D0**


Enable Plane 3 to 0 Test

When any of these bits are set to 1 the associated plane is included in the color compare read cycle.

Bit Mask**(Graphics Controller Registers)**

Memory Address 1FCF	I/O Address 3CF	Index 08
----------------------------	------------------------	-----------------

Data write mask

**D7-D0**


Data Write Mask Bits 7 to 0

If any bit in this register is set to 1 the corresponding bit in all planes may be altered by the selected write mode and system data.

If any bit is set to 0 the corresponding bit in each plane will not change.

Memory Address 1FD8

I/O Address 3D8



- D5** Text Blink Enable
 - . 0: Causes attribute bit 7 to be used for background intensity control.
 - . 1: Characters with attribute bit 7 high will blink and all characters will have low background intensity.
- D4** High Resolution Graphics: When in graphics mode (D1=1), D4=0 selects 320 x 200 mode and D4=1 selects 640 x 200 mode. This bit only has an effect when in graphics modes.
- D3** Display Enable
 - . 0: Blanks the display.
 - . 1: Enables the display. Bit D5 of auxiliary port 2 must be high before the display can be blanked.
- D2** Monochrome Select: This bit alters the foreground color palette in the 320 x 200 graphics mode. It has no effect in other modes. For foreground pixels, D2=0 (color) causes the blue output to have the same state as port 3D9hD5. When D2=1 (monochrome), the blue output is the same as pixel data bit CO. This bit only has an effect in the 320 x 200 graphics mode. If the CGA hardware palette is disabled (auxiliary port 3 D4=1) this bit has no effect on hardware.
- D1** Graphics Select
 - 0: Selects text mode
 - . 1: Select graphics mode.
- D0** High Resolution Text: This bit has no effect in hardware, but must be interpreted by emulation software to set up the sequencer and CRTIC. When in text mode (D1=0), D0=0 selects 40 x 25 characters and D0=1 selects 80 x 25 characters. This bit has no effect in graphics modes.


Memory Address 1FD9

I/O Address 3D9

Reserved		Alt. palette	Intensified palette	Intensity select	Red select	Green select	Blue select
7	6	5	4	3	2	1	0

- D5** Alternate Palette: In the 320 x 200 graphics mode, D5 selects one of two foreground color palettes. D5 has an effect only in color mode (port 3D8h D2=0). When D5=0, the blue video output is low for all foreground pixels. When D5=1, the blue video output is high for all foreground pixels. D5 does not change the background (CO=C1=O) color. If the CGA hardware palette is disabled (auxiliary port 2 D4=1) then this bit has no effect.
- This bit has an effect only in the 320 x 200 graphics mode.
- D4** Intensified Palette: In 320 x 200 graphics mode, D4=0 causes the foreground pixels to be intensified and D4=1 causes them to be low intensity. If the CGA hardware palette is disabled (auxiliary port 2 D4=1) then this bit has no effect.
- This bit has an effect only in the 320 x 200 graphics mode.
- D3-D0** Intensity, Red, Green, and Blue Select: In the text modes, these bits determine the overscan (border) color. In the 320 x 200 graphics mode, these bits determine the background pixel (C0=C1=0) and overscan colors. In 640 x 200 graphics mode, these bits determine the foreground pixel color.
- These bits have no effect if the CGA hardware palette is disabled (auxiliary port 2 D4=1). The overscan color is always determined by the contents of the attributes controller overscan register if the CGA overscan is disabled (auxiliary register 2 D3=1).

Memory Address Mono 1FBA Color 1FDA I/O Address Mono 3BA Color 3DA



- D7** Vertical Retrace Status (Hercules mode)
- 0: Indicates that the CRTIC is in a vertical retrace period.
 - 1: Vertical Retrace is inactive.

D5-D4 Diagnostic 1 And 0
 D4 and D5 are selectively connected to two of the eight color outputs of the attribute controller. Bits D4 and D5 of the color plane enable register determine which color outputs are used.

Color Plane Register		Input Status Register 1	
D5	D4	D5	D4
0	0	PD2	PD0
0	1	PD5	PD4
1	0	PD3	PD1
1	1	PD7	PD6


- D3** This bit has no effect in Power Graphic mode.
 Vertical Retrace: (VGA, EGA, or CGA mode)
- 0: Indicates that video information is being displayed.
 - 1: Indicates that a vertical retrace interval is occurring.
- Video Output Status: (Hercules mode) This bit monitors the direct drive video output.
- 0: Indicates that the driver output is high.
 - 1: Indicates that the driver output is low.
- D2** Light Pen Switch
- 0: Indicates that the light pen switch is closed.
 - 1: Indicates that the light pen switch is open.

Input Status Register 1 (continued)**(Misc Registers)**

- D1** Light Pen Latch
- 0: Indicates that the light pen latch is reset.
 - 1: Indicates that the light pen latch is set.
- D0** This bit has no effect in Power Graphic mode.
Display Enable
- 0: Indicates an active display interval.
 - 1: Indicates a horizontal or vertical retrace interval.

Feature Control**(VGA/EGAMisc Registers)**


Memory Address Mono W 1FBA Color W 1FDA **I/O Address** Mono W 3BA Color W 3DA
Read 1FCA Read 3CA



- D1-D0** Feature Control Bits 1 And 0
These bits can be used as internal general purpose bits.

Light Pen Clear**(Misc Registers)**

Memory Address 1FDB **I/O Address** 3DB



When this port is read from or written to, the light pen latch is cleared.

Memory Address 1FDC

I/O Address 3DC


Reserved

Reserved							
7	6	5	4	3	2		10

When this port is read from or written to, the light pen latch is set.

Memory Address 1FDE

I/O Address 3DE



A read from the auxiliary index register clears the trap flip-flop and returns the TRAP output to its inactive state. The CRTC FIFO overflow flag is also reset and the FIFO is prepared for reads. Software must wait for 3 BUSCLK cycles (210 nS at 14.318 MHz) before reading the FIFO.


- D7 (R): Trap Flip-Flop: If the ATHENA caused a trap interrupt then D7=1. This bit will only be 1 for the first read after a trap interrupt. Reading the auxiliary Index register clears this flag and returns the TRAP output to its inactive state.
- D6 (R): CRTC FIFO Not Empty: If a CRTC emulation trap condition occurred and the CRTC FIFO is not empty then reading D6 returns 1. This flag is cleared by reading all data from the CRTC FIFO.
 (W): FIFO Reset: Writing a 1 to D6 will reset the CRTC FIFO register and overflow flag. A 0 must be written to D6 before the FIFO can be used again.

- D5** (R). CRTC FIFO Overflow: If more than 4 writes occurred to CRTC registers since the last trap interrupt service (the CRTC emulation FIFO has overflowed) then D5=1. This bit will only be 1 for the first read after a trap interrupt. Reading the auxiliary Index register clears this flag.
- D4** (R). Miscellaneous Trap Flag: If D4=1, a trap was generated which was not a CRTC emulation trap. This indicates that one of the bits in the trap flag register is set.
- D3-D0** (R/W). Auxiliary Register Index: Bits D3-D0 of this register select which auxiliary register is to be accessed at port 3DFh.

Mode Control

(Auxiliary Registers)

Memory Address 1FDF	Read	3DF	Index	00
---------------------	------	-----	-------	----




- D7** Analog Monitor Disable: When D7=0, the analog monitor synchronous drivers are enabled. If D7=1 then the analog monitor drivers are disabled. The drivers are also disabled if port 3C2h, D4=1.
- D6** TTL Monitor Disable: When D6=0, the TTL monitor drivers are enabled. If D6=1 then the TTL monitor drivers are disabled.
- D5** Sequencer Speed: D5=0 selects sequencer cycles with high CPU interleave. High CPU interleave is usually selected with sequencer clocks of less than 30 MHz. Higher sequencer clock frequencies require D5=1 to select low interleave cycles which meet the DRAM timing specifications. Halt the sequencer by a synchronous or asynchronous reset before changing this bit.
- D4** CRTC 14-Bit Address Select: If D4=0 then the CRTC start address, cursor address, and light pen registers and address counter are 16-bit. If D4=1 then the most significant 2 bits of the registers and counter are forced to 0. This is used for 6845 CRTC emulation.
- D3** CRTC Light Pen Read Select: D3=0 causes the vertical retrace start and end registers to be read at CRTC register addresses 10h and 11 h. D3=1 causes the light pen registers to be read at those addresses.

D2 CRTC Select: The VGA CRTC is used when D2=0 and the EGA CRTC is used when D2=1.

D1-D0 Mode Control 1 and 0: These bits select which display adapter the ATHENA is to emulate. They determine which registers may be accessed and which hardware emulation functions are enabled. Halt the sequencer by a synchronous or asynchronous reset before changing these bits.

<i>D1</i>	<i>D0</i>	<i>Mode</i>
0	0	VGA
0	1	EGA
1	0	CGA
1	1	MDA/Hercules

Memory Address 1FDF	I/O Address 3DF	Index 01
---------------------	-----------------	----------



D7 Test Enable: For normal operation, D7=0. To enable test functions, D7=1. When test functions are enabled, auxiliary register 4 (general storage) can be used to control ATHENA's hardware test functions.

D6 BUSCLK Clock Select: Port 3C2h is used to select the clock source. Halt the sequencer by a synchronous or asynchronous reset before changing this bit. The state of D6 affects the clock input selection as follows:

<i>3C2h</i>	<i>D6 = 0</i>	<i>D6 = 1</i>
<i>D3, D2</i>		
00	CLKINO	CLKIN1÷2
01	CLKIN1	CLKIN3
10	CLKIN2	CLKIN2
11	BUSCLK	CLKIN1


D5 Display Panel Enable: The ENABLE output (pin 70) is controlled by this bit, and is used to enable the display panel. The state of the ENABLE pin is the same as D5.

- D4** FlexFont Enable: Normal text mode font selection is in effect when D4=0. When D4=1, attribute bits D6-D4 are used to select from one of eight simultaneously displayable fonts. The background color bits are disabled (forced low), attribute bit D7 (intensity/blink) still has effect, and D3 is not used for font selection.
- D3** HR256 Select: When this bit is high, the required hardware functions are enabled to permit a high resolution, 256 color, display mode. This function is enabled only when in VGA mode on a CRT display. Halt the sequencer by a synchronous or asynchronous reset before changing this bit.
- D2** CPU A16 Select: When high, CPU page select bit 0 (DO) is replaced by address bit A16. This allows the use of a 128K memory map (A0000-BFFFFh) so that the CPU can access 2 pages in VGA 256 color mode without page switching.
- D1** Simultaneous Write Enable: When the 512 KB memory option is selected internal DRAM address bit 16 selects one of /CAS0 or /CAS 1 to go active during a memory cycle. During a CPU write cycle both /CAS0 and /CAS 1 will go active if the simultaneous write enable bit is high. This is required in alphanumeric modes where multiple pages are desired. The character font must be loaded into both banks of plane 2 DRAM so that characters are displayed properly when ASCII and attribute data are taken from the upper DRAM bank.
- DO** Extended Page Enable: When this bit is 0 display memory in 13h is limited to 1/4 of the installed DRAM. This gives full compatibility with the IBM VGA. Multiple display pages are available when this bit is 1. If D3 of this register (high resolution select) is 1 then the extended page enable should also be 1.

The extended page enable bit only affects CPU cycle addressing if D3 of sequencer register 4 (Chain 4) is 1. If DO is 0 then A0 and A1 of the DRAM address are forced low. If DO is 1 then page select bits 1 and 0 of the auxiliary register 9 are used for the low DRAM address bits.

If D3 (high resolution select) of auxiliary register 1 is 0, then DO affects CRT cycle addressing. If bit D6 (double word mode) of CRTC register 14h is 1, and DO is 0, then both A1 and A0 are 0 and the display wraps in the same way as the IBM VGA. If DO is 1, then the high CRTC counter bits replace A0 and A1 so that more memory may be accessed for high resolution displays.

Memory Address 1FDF	I/O Address 3DF	Index 0 2
---------------------	-----------------	-----------



This register determines the degree of hardware emulation desired and also provides functions required for software emulation.

- D7** VGA/EGA CRTC Register Mask
 - 0: Allows access to all VGA/EGA CRTC registers.
 - . 1: Prevents access to CRTC registers for which traps are enabled by D4 and D5 of the trap control register.
- D6** CRTC Offset Register LSB: This bit is used to achieve odd CRTC offset register values so that full software-aided emulation of the 6845 CRTC is possible. It should be enabled, D6= 1, at all times.
- D5** CGA/Hercules Blanking Enable
 - 0: Forces the display to be enabled in CGA and Hercules modes. This overrides the display enable bits in registers 3B8h and 3D8h so that the display will not flicker during scrolling.
 - . 1: Allows registers 3B8h (Hercules mode) and 3D8h (CGA mode) to control the display if hardware emulation is enabled.
- D4** CGA Hardware Palette Disable
 - . 0: Causes the CGA hardware palette to be used in CGA mode if D2=0.
 - . 1: Allows the use of the attributes controller palette and enables extra trap conditions to aid in emulation of CGA register 3D9h. This allows flexibility in the way CGA colors are displayed so that various monitors can be used.
- D3** CGA Overscan Disable
 - . 0: Causes the overscan (border) color to be taken from CGA register 3D9h as required in CGA mode if D2=0.
 - 1: Forces the overscan color to be taken from the attributes controller overscan register. This allows software control of the overscan. The overscan must be forced to black on monitors which are not blanked during retrace.

- D2** CGA Hardware Emulation Disable
- 0: Enables hardware emulation for CGA ports 3D8h and 3D9h.
 - . 1: Hardware emulation is disabled so that the contents of 3D8h and 3D9h have no effect on hardware. Extra trap conditions are enabled to permit software emulation. The CGA overscan and hardware palettes are also disabled.
- D1** Hercules Page 1 Access Enable
- . 0: Allows Hercules port 3BFh to control CPU access to Hercules memory page 1 (B8000-BFFFFh) if DO=0.
 - . 1: Enables CPU access to memory page 1 when in Hercules mode. This allows software to control emulation of Hercules port 3BFh.
- D0** Hercules Hardware Emulation Disable
- . 0: Enables hardware emulation for Hercules ports 3B8h and 3BFh.
 - 1: Hardware emulation is disabled so that the contents of 3B8h and 3BFh have no effect on hardware. Extra trap conditions are enabled to permit software emulation.

Trap Control


Memory Address 1FDF	I/O Address 3DF	Index 0 3
VGA register mask	Cursor trap enable	CRTC emulated trap enable
Cursor trap enable	CRTC emulation trap enable	CRTC mode switch trap enable
CRTC emulated trap enable	Hercules trap enable	CGA trap enable
CRTC emulation trap enable	CGA trap enable	VGA/EGA trap enable
CRTC mode switch trap enable	VGA/EGA trap enable	
Hercules trap enable		
CGA trap enable		
VGA/EGA trap enable		
7	6	5
4	3	2
1	0	

This register determines which conditions cause a trap interrupt (NMI) and also controls access to the VGA CRTC registers and CRTC emulation FIFO.

- D7** VGA Register Mask
- . 0: Allows access to VGA registers in the 3C0-3CFh. This bit is used by emulation software when it must alter the VGA registers. Power-up default is D7=0.
 - 1: Causes the VGA registers in the 3C0-3CFh range to be masked from CPU access.
- D6** Cursor Trap Enable
- . 0: Trap disabled (power-up default)
 - 1: Enables traps on writes to cursor locations.

- D5** CRTC Extended Trap Enable
- 1: Enables traps and FIFO writes for CRTC registers OC-OFh.
- D4** CRTC Emulation Trap Enable
- 1: Enables trap interrupts on writes to CRTC registers 00h-0Bh and 10h-18h. Writes to the CRTC emulation FIFO are also enabled. This is used for software-aided emulation of the 6845, VGA, or EGA CRTC's. See the trap conditions described elsewhere.
- D3** CRTC Mode Switch Trap Enable
- 1: Enables trap interrupts to CRTC ports which might indicate that an automatic mode switch is required. The CRTC Index register can be accessed at port addresses in the 3BXh and 3DXh ranges. See the trap conditions described elsewhere.
- D2** Hercules Trap Enable
- 1: Enables trap interrupts on writes to Hercules ports. CPU access to Hercules ports 3B8h and 3BFh is also enabled. See the trap conditions described elsewhere.
- D1** CGA Trap Enable
- 1: Enables trap interrupts on writes to CGA ports. CPU access to CGA ports 3D8h and 3D9h is also enabled. See the trap conditions described elsewhere.
- D0** . 1: Enables trap interrupts on writes to ports in the 3C0h-3CFh addresss range. Refer to the trap conditions described elsewhere.
Enabling the traps does not enable CPU access to the registers. The VGA registers must be unmasked (see D7) before the CPU can access the registers.

Memory Address 1FDF	I/O Address 3DF	Index 04
---------------------	-----------------	----------



D7-D0 General Storage and Test Control

This register is normally used for flag storage by the BIOS software. When D7 of the extended function register (test enable) is high, these bits control ATHENA’s test functions. Some of the input and output pins can be selected to drive or monitor internal signals of the ATHENA for testing.

Test inputs are enabled when D2 is high and D7 of auxiliary register 1 is high. Bits D0 and D1 are used to select which internal signals are to be driven:

Input Pin	D1,D0=00	D1,D0=01	D1,D0=10	D1,D0=11
MONSO	TMSYNC	TMAMUX	<i>TMAMUX</i>	TMDE
MONS 1	TMREFSH	TMBMUX	TMBMUX	TMBLANK
FEAT0	/TMDREN	/TMDREN	/TMDREN	TMCURSR
FEAT1	TMVDE	TMCRT	/TMCPUL	TMUNLIN
PANEL		TMCAL	/TMCRTL	TMPVRTC
LPENSW		TMCCLK	TMHRHLT (/TMDREN=1)	TMLCV
UP		/TMTOP		TMLCVBT
DOWN			TMDEBT	

Test outputs are enabled when D5 is high and D7 of auxiliary register 1 is high. Bits D3 and D4 are used to select which internal signals are available at the outputs:

Output Pin	D4,D3=00	D4,D3=01	D4,D3=10	D4,D3=11
FC0	/SQATLD	SQCRTLO	CRISYNC	CRISYNC
FC1	/SQCCLK	SQCRTL1	CR8RFSH	CR8RFSH
VDRIVE	SQAMUX	SQCRTL2	CR7CRSR	CR7BCRSR
ADRIVE	SQBMUX	/SQQRST	CR7UNLN	CR7BUNLN
ENABLE	SQCRT	/SQCPUL	CRIHDE	CRIHDE
IRQ	SQCAL	/SQGSL	CR4DE	CR4DE
TRAP	SQCRA2	/SQDREN	CR5LCV	CR5BLCV

Memory Address 1FDF	I/O Address 3DF	Index 0 5
Reserved	Hercules port 3BF write	Hercules port 3B8 write
	CGA port 3D9 write	CGA port 3D8 write
	EGA/VGA port write	CRTC 3DX port write
	CRTC 3BX port write	
7	6	5
4	3	2
1	0	

The conditions which cause a trap interrupt (NMI) are described in detail in the section on Trap Interrupts.

D6 Hercules Port 3BFh Write: When Hercules trap conditions 2 or 5 are met then D6 is set. The trap conditions are described in another section.

D5 Hercules Port 3B8h Write: When Hercules trap conditions 1, 3, or 4 are met then D5 is set. The trap conditions are described in another section.

D4 CGA Port 3D9h Write: When CGA trap conditions 2 or 5 are met then D4 is set. The trap conditions are described in another section.

D3 CGA Port 3D8h Write: When CGA trap conditions 1, 3, 4, or 6 are met then D3 is set. The trap conditions are described in another section.

D2 VGA/EGA Port Write: This bit is set if VGA/EGA trap condition 1 occurred. The trap conditions are described in another section.

D1 CRTC 3DXh Port Write: This bit is set if a CRTC mode switch or CRTC emulation trap condition occurred at port addresses 3D0h to 3D7h.

D0 CRTC 3BXh Port Write: This bit is set if a CRTC mode switch or CRTC emulation trap condition occurred at CRTC port addresses 3B0h to 3B7h.

CRTC FIFO Read


(Auxiliary Registers)

Memory Address 1FDF

I/O Address 3DF

Index 0 6

CRT FIFO 7-0



This register is used to read the CRTC emulation FIFO. When D6 of the auxiliary Index register is 1 then data is available in the FIFO. The FIFO is eight bytes in length.

The first read after a trap interrupt will return the data which was written to the CRTC and the second read returns the index in D4-D0 (D7-D5 are 0). Successive reads will alternately return data and then index. Up to four data/index pairs are available from the FIFO. When the FIFO is empty then the data returned will be random. Bit D6 of the auxiliary index register will become 0 when the FIFO is empty.


Auxiliary Input Register 1

(Auxiliary Registers)

Memory Address 1FDF

I/O Address 3DF

Index 07



D7-D6 Monitor Sense Input 1-0: These bits are always read as 00.


D4 Panel/CRT Input: This bit is always read as 0.

D3-D0 Auxiliary Dip Switch 1-4: These bits are always read as 0000.

(Auxiliary Registers)

Auxiliary Input Register 2

Memory Address 1FDF	I/O Address 3DF	Index 08
----------------------------	------------------------	-----------------




- D7-D5** Revision Code 2-O: These bits are the chip revision code.
- D4-D3** Memory Configuration: These bits are always read as 00.
- D2-D0** Display Type Inputs 2-O: These bits are always read as 111.

(Auxiliary Registers)


CPU Page Select

Memory Address 1FDF	I/O Address 3DF	Index 09
----------------------------	------------------------	-----------------




- D3-D0** CPU Page Select 3-O: Up to 16 pages of memory are available in the 320 x 200 pixel, 256 color, graphics mode of the VGA. When in this mode these four bits select which 64K page the CPU can access. These bits take effect when one of either D3 of the extended function register 1, or D6 of graphics controller register 5 is high.

Memory Address 1FDF	I/O Address 3DF	Index 0 A
---------------------	-----------------	-----------



- D7** IRQ Disable: When D7=1 the IRQ output is prevented from going to the active state. This gives compatibility with the ISA bus version of the IBM VGA.
- D6** DIP Switch Latch Enable: When D6 is high the DIP switch inputs (located in auxiliary register 07) are latched on the rising edge of the sequencer reset bit.
- When D6 is low the DIP switch input values are not disturbed by subsequent sequencer resets.
- D5** (R). Auxiliary Clock Status: This bit is always read as 1.
- D4** CRTC Extended Address Enable: When D4 is low, the DRAM address bits 17 and 16 are low and only 256 KB of memory can be accessed. This is used to achieve full EGA and VGA compatibility when extended memory configurations are selected.
- When D4 is high 18-bit addressing is enabled. Bits D2 and D3 of auxiliary register 9 form the high address bits on CPU accesses to DRAM. The CRTC address counter is extended to 18 bits to allow the display of any area of memory.
- D3-D2** CRTC Cursor Address Bits 17,16: These are the most significant bits of the cursor address register when 18-bit CRTC addressing is used for expanded memory access.
- D1-DO** CRTC Start Address Bits 17,16: These are the most significant bits of the start address register when 18-bit CRTC addressing is used for expanded memory access.


Memory Address 1FDF	I/O Address 3DF	Index 0C
---------------------	-----------------	----------



- D7 Auxiliary Window Disable
- 0: Enables the second video RAM window.
 - 1: Disables the second video RAM window.

D4-D0 32K Page Select Bits 4-0: Up to 16 pages of memory are available in the 320 x 200 pixel, 256 color, graphics mode of the VGA for the second video RAM window. When in this mode these four bits select which 64K page the CPU can access. These bits take effect when D7 of this register is low and one of either D3 of the extended function register 1, or D6 of graphics controller register 05 is high.

Memory Address 1FDF	I/O Address 3DF	Index OD
---------------------	-----------------	----------



- D7 HR16 Color: When this bit is high, and the HR256 mode is enabled, the sequencer runs in HR16 (high resolution, 16 color) mode while the attributes controller and the graphics controller run at twice the clock speed of the sequencer. Note that all horizontal values in the CRT controller are divided by two and that byte pan pans by 16 pixels instead of 8 in all VGA 16 color planer modes.
- When D7 is low this mode is disabled.

D6 Interlace Enable

- 0: The interlace mode is disabled.
- 1: This bit enables the interlace mode. In this mode CRTC counter address bits (6 to 9) are inverted every other vertical frame and the VRTC signal is delayed for one half of a horizontal line every other vertical frame. The VRTC signal is delayed on the opposite frame to the address being inverted. To use this mode select the CRTC address bits to be inverted and set the Interlace Enable bit. CRTC register 06, DO, inverts every other frame to give an odd total of lines for every two frames. The value in this register must be even in interlace mode and the logical horizontal line size must be double the display size.

D5 3C2 Extended Port Select

- 0: /EXPWR responds to I/O writes at address 3CBh as well as 3CDh.
- 1: Allows the /EXPWR signal to respond to I/O writes at address 3C2h


D4 Sequential Video RAM Access

- 0: Video data is stored one byte every four sequencer cycles.
- 1: This bit enables the HR256 sequencer cycles to store video data sequentially in video RAM. This supports a 16 color planer memory map.

D3-D0 CRTC Address Bits 9 to 6/Interlace Inversion
 These four bits are CRTC high address bits 9 through 6 and are only valid in interlace mode. Normally only one bit is selected. The following table shows the relationship between the bit selected, and the address and mode selected.

CRTC ADDRESS BIT	<u>MODE</u>		
	16Color	HR16	HR256
A6	512	1024	512
A7	1024	2048	1024
A8	2048		2048
A9	4096		4096


Memory Address 1FDF	I/O Address 3DF	Index	O E
---------------------	-----------------	-------	-----



D7-D0 Counter Value Bits 7 to 0: This register provides a vertical sync timing adjustment for interlaced displays (interlace vertical retrace only). The value of these bits are compared to the horizontal count every other frame to provide a corrected vertical sync position. A value of zero in this register causes the horizontal total to be divided in half.

(Configuration) Video Subsystem Access/Setup Enable


Memory Address	I/O Address 46E8
----------------	------------------



This register is only activated when ATHENA is reset with VGA enabled (refer to the vgaen strap description in Section 3.6.3 for more details).

- D3 Video Subsystem Enable.
 - . 0: Disables the video subsystem
 - . 1: Enables the video subsystem
- D4 Video Subsystem Setup.
 - . 0: Disables access to I/O address 102
 - . 1: Enables access to I/O address 102

Memory Address	I/O Address 102
-----------------------	------------------------



This register is only activated when ATHENA is reset with VGA enabled (refer to the VGAEN strap description in Section 3.6.3 for more details).

DO

Video Subsystem Enable.

- 0: Disables the video subsystem
- 1: Enables the video subsystem



Chapter 6: Hardware Interface

T*his chapter explains the hardware interface of the ATHENA chip. It describes both the input from the host PCI and ISA interfaces and the output, which can be channeled directly to the RAMDAC and VRAM, or through a multiplexer or DUBIC chip (if either are present).*

6.1 Introduction

The ATHENA chip has been designed in such a way as to minimize the amount of external logic required to implement a board. It includes:

- . A direct interface to the ISA bus. In this case, the bus can be driven exclusively by means of buffers.
- A direct interface to the PCI bus, including a dedicated bus for external devices (this avoids the requirement for a buffer on the data bus).
- The PCI interface can be used to interface to any 32-bit bus, with glue logic.
- All necessary support for external devices, such as ROM, the Matrox DUBIC chip, RAMDACs, as well as an expansion decode strobe. These devices can be interfaced without the need for glue logic.
- . A 'No DUBIC' operation mode which eliminates the need for a DUBIC chip to drive the video data.
- . A 'No MUX' operation mode which eliminates the need for an external multiplexer in 'No DUBIC' mode.
- . A direct connection to the VRAM.

6.2 Host Interface

6.2.1 PCI Interface

The PCI Interface block diagram (Figure 6-1) shows how to connect ATHENA to the PCI bus, as well as to the local resources.

6.2.1.1 PCI Bus Operation

Command Decoding

The following cycles on the PCI bus will perform the operations specified below on the ATHENA chip (when decoding recognizes the access):

<i>C/BE<3:0>#</i>	<i>Command Type</i>	<i>Operation</i>
0000	Interrupt acknowledge	None
0001	Special cycle	None
0010	I/O read	I/O read
0011	I/O write	I/O write
0100	Reserved	None
0101	Reserved	None
0110	Memory read	Memory read
0111	Memory write	Memory write
1000	Reserved	None
1001	Reserved	None
1010	Configuration read	Configuration register read
1011	Configuration write	Configuration register write
1100	Memory read multiple	Memory read
1101	Dual address cycle	None
1110	Memory read line	Memory read
1111	Memory write and invalidate	Memory write




Figure 6-1: PCI Interface

DEVSEL

Because ATHENA is a medium-speed device, it will respond to DEVSEL in the second clock after FRAME/ is asserted.

Disconnect and Retry

Disconnect and retry are used in order to minimize the latency time on the bus. Refer to Section 6.2.1.2 for more information about when the disconnect and retry are used.

Burst Mode

Since ATHENA supports burst mode, address generation must be a counter. Because a 5-bit counter is employed, a disconnect will be generated every 32 dwords.

<i>AI</i>	<i>A0</i>	<i>Burst Order</i>
0	0	Linear incrementing (disconnect at every 32 dword boundary)
0	1	Disconnect after each transfer
1	X	Disconnect after each transfer

Configuration Access

During a configuration access, A<1:0> have a different function than normal - they indicate if the access is Type 0 or 1. ATHENA responds only to Type 0 accesses, since it is a device on the PCI bus.

<i>AI</i>	<i>A0</i>	<i>Access Type</i>
0	0	ATHENA access when idsel is asserted
0	1	Configuration access to another PCI bus (bridge)
1	X	Reserved

Snooping

ATHENA can perform snooping under the following two conditions:

1. When the VGA RAMDAC snooping bit is active.
2. When the 46E8 enabling feature is activated.

This cycle operates in two different ways:

- If there is no room in the input buffer then ATHENA takes control of the bus and a retry cycle is performed.
- If there is room in the input buffer then the data will be loaded when the data transfer occurs on the PCI bus.

Under normal conditions, only a subtractive agent will respond to the access. In this case, the snoop mechanism will function correctly. For other than normal conditions:

- If there is another device on the PCI bus that responds to this mapping, or if another device is performing the snoop mechanism with retry capabilities, then this will result in contention on the PCI bus.
- Burst mode is not supported in the snooping area. This is not supposed to append since bridges are not allowed to 'burst' consecutive I/O accesses, and CPUs do not perform burst on I/O accesses.
- If another device on the PCI bus performed the shortest cycle, then ATHENA will not be able to get the data, but the state machine will be able to recover.

6.2.1.2 PCI Cycles

The following resources are accessible to the PCI interface:

- . Configuration register writing
 - Input buffer writing to:
 - I/O
 - VGA frame buffer
 - Power Graphic mode memory space
- . Configuration register reading
- . Output buffer reading:
 - Power Graphic mode memory space (and pseudo DMA range when enabled)
- . Direct reading from:
 - I/O
 - VGA frame buffer
 - Power Graphic mode memory space (except pseudo DMA range when enabled)
 - EPROM

Configuration Register Writing

These cycles will be of fixed length as far as ATHENA is concerned (no wait states are added by the master). To avoid burst, a disconnect cycle is performed when TRDYN is asserted.

Input Buffer Writing

This cycle operates under the following parameters:

- . If there is room in the input buffer, the cycle is of fixed length.
- If there is no room in the input buffer, a retry cycle is performed.
- A retry cycle is performed when a 32 dword boundary is passed.
- A disconnect cycle is performed when TRDYN is asserted, to avoid burst during I/O access.

Configuration Register Reading

These cycles will be of fixed length as far as ATHENA is concerned (no wait states are added by the master). A disconnect cycle is performed when TRDY/ is asserted, to avoid burst.

Output Buffer Reading

This cycle operates under the following parameters:

- If there is data in the input buffer, then a retry cycle of fixed length is performed.
- . If there is data in the output buffer, then the cycle is of fixed length.
- If there is no data in the output buffer, then a retry cycle of fixed length is performed.

Direct Read

This cycle operates under the following parameters:

- If there is data in the input buffer, then a retry cycle of fixed length is performed.
- . If there is no data in the input buffer, then wait states are generated until ATHENA acknowledges the access. A disconnect cycle is performed when TRDY/ is asserted, to avoid burst.

6.2.1.3 Bus Sizing

The PCI bus does not support bus sizing. However, internal circuitry performs the bus sizing for the following devices: EPROM, I/O accesses, VGA register space in 16K windows (offset 1F00h-1FFFh), and the VGA frame buffer.

When bus sizing is performed in the PCI interface, the access is performed in **LSB/MSB** order.

6.2.1.4 External Devices

The standard external devices can be connected to the ATHENA as shown in Figure 6-1.

When only the EPROM and RAMDAC are present, the decoder (138) is not required. If the DUBIC or another external device is required, then the decoder must be added to the design.

When accessing the 'external devices' memory space (offset 3C00h-3FFCh), all devices within this memory space are 8-bit, connected to byte 0 in the double-word address boundary. Byte, word and double-word accesses are allowed, but only byte0 is valid. Byte3, 2, and 1 are masked by ATHENA.

You can add other devices by using the EXPSL/ signal and external circuitry. Refer to Table 4-4 ('ATHENA Power Graphic Mode Memory Mapping') and the expdev bit of the CONFIG register description (which starts on page 5-52) for details about EXPSL/.

- ❖ Note: In the PCI configuration, the EXPSL/ signal is never activated with I/O commands.

The RAMDAC can be accessed by ATHENA in two distinct ways: in VGA mode by an I/O access, or in Power Graphic mode by a memory access. For I/O access to the RAMDAC, the ATHENA chip guarantees the recovery time between accesses to the palette that are required by some RAMDACs. This is guaranteed for pixel clocks that are greater than 10 MHz. For memory access to the RAMDAC, ATHENA does not guarantee the recovery time. In this case, the recovery time must be guaranteed by software.

6.2.2 ISA Interface

The ISA interface block diagram (Figure 6-2) shows how to connect ATHENA to the ISA bus, as well as to the local resources.

6.2.2.1 Bus Sizing

Since bus sizing is supported in ISA systems, there are only two limitations:

1. The first limitation occurs when accessing the 'vgareg' portion of the ATHENA memory space (offset 1F00h-1FFFh), with the ATHENA configured as a 16-bit device. Note that the 'vgareg' memory space can be accessed only in Power Graphic mode (vgaen = '0').

Only byte accesses are allowed in this mapping. ATHENA will perform byte swapping from, or to, the byte0 of the internal data bus, since all 'vgareg' devices are connected to byte0. If an access is performed at an even address, the odd byte will be ignored, and if an access is performed at an odd address, the even byte will be ignored.

2. The second limitation occurs when accessing the 'external devices' memory space (offset 3C00h-3FFCh), in 8 or 16-bit mode. All devices in this memory space are 8-bit devices connected on AD<7:0>, and mapped into a double word address boundary. Byte, word and double word accesses are allowed, but only byte0 is valid. Byte3, byte2, and byte1 must be masked.




Figure 6-2: ISA Interface

6.2.2.2 External Devices

The standard external devices can be connected to the ATHENA as shown in Figure 6-2. Some timing restrictions for the external address and data buffers are assumed in order for the ATHENA chip to function properly. In addition to satisfying all ATHENA and system timings, the following constraints must also be respected.

1. The address buffers (244 type) must have a propagation delay of 10 ns or less, and an enable time of 11 ns or less.
2. The data transceivers must be able to drive the elevated capacitive load of the system data bus, and still guarantee a propagation delay of 10 ns or less and an enable time of 12 ns or less.

ATHENA provides the necessary control signals (**HADREN/**, **HWRDIR**, and **HDATAEN<3:0>/**) for the address and data buffers. When they are used as indicated, there is no contention on the multiplexed address and data bus. If these signals are modified or not used at all, extreme caution must be exercised, because the behavior of the multiplexed bus is not always obvious. During external device accesses in particular, the address is driven by ATHENA and not by the address buffer. Refer to Section A.2.3 for more information.

All external devices such as the RAMDAC, DUBIC, and ROM must be connected to byte 0 of the data bus. These devices are memory mapped to be double-word aligned. Only byte 0 accesses are allowed; accesses to other bytes will cause errors. Word and double-word accesses will cause unpredictable results.

You can add other devices by using the **EXPSL/** signal and external circuitry. Refer to Table 4-4 ('ATHENA Power Graphic Mode Memory Mapping'), Table 4-6 ('I/O Mapping'), and the **expdev** bit of the **CONFIG** register description (which starts on page 5-52) for details about **EXPSL/**. Since the **EXPSW** signal can be active in various memory and I/O ranges, you must take care to qualify the strobe to limit accesses to the desired range. Specifically, **EXPSW** may be active in the VGA I/O space, where only the 16 least significant address bits are decoded. Depending on how the strobe is used, it may be necessary to qualify **EXPSW** with the memory or I/O command strobe to eliminate any undesired effects.

The ATHENA chip doesn't provide any mechanism to guarantee the recovery time between accesses to the palette that some RAMDACs require. This constraint is often a function of the pixel clock, and can often become significant in length.

The RAMDAC can be accessed by ATHENA in two distinct ways: in VGA mode by an I/O access, or in Power Graphic mode by a memory access. In an ISA implementation, the I/O accesses are rarely a problem since the ISA specification for I/O accesses is usually sufficient to guarantee the RAMDAC constraint. In any other implementation, this parameter must be guaranteed by the hardware (through additional circuitry, if necessary) in order to guarantee VGA software compatibility. For memory accesses, since there is no software compatibility issue, the solution can be implemented in the software if it isn't guaranteed by the hardware.

6.3 VRAM Interface

ATHENA connects directly to the VRAM. All addresses and control signals of the random port are generated from ATHENA. Serial data and control lines are interfaced directly to the RAMDAC or to the DUBIC chip.

Different memory banks can be populated in order to achieve different resolutions. In every case, the fbm field of the OPMODE register selects a specific memory mapping. There are three major groups:

1. fbm = 000X. In this case no interleave is performed on the memory. In No DUBIC mode, the video data is generated either using external multiplexers, or by controlling the VRAM output enable. In DUBIC mode, only one DUBIC is required to generate the video data. These modes can support 8, 16, or 32 bits/pixel formats. This group only supports 1MB VRAM.
 2. fbm = 00 1X or fbm = 1010. In these cases no interleave is performed on the memory. In No DUBIC mode, the video data is generated either using external multiplexers, or by controlling the VRAM output enable. In DUBIC mode, only one DUBIC is required to generate the video data. These modes can support 8, 16, or 32 bits/pixel formats. This group supports 2MB VRAMs.
 3. fbm = 0 1 XX. In these cases, interleave is performed on the memory, and two DUBICs are required to generate the video data. These mapping groups only support 24 or 32 bits/pixel. Refer to Section 3.2.1 for additional information on memory configuration.
- Z* Tables 6-1 and 6-2 show the possible configurations in No DUBIC mode and DUBIC mode, respectively. If a configuration is not listed, it is not supported, and can't be used. The columns under the resolutions represent the supported pixel depths.

Mapping Group 1									Resolution						
Memory Bank									768 x 576						
0	1	2	3	4	5	6	7	8	fbm	640 x 480	800 x 600	1024x 768	1152 x 882	1280 x 1024	1600 x 1200
X									0000	16	16	8	8		
x	x								0000	32	32	16	16	8	8
									0001	16Z	16Z				

Mapping Group 2									Resolution						
Memory Bank									768 x 576						
0	1	2	3	4	5	6	7	8	fbm	640 x 480	800 x 600	1024x 768	1152 x 882	1280 x 1024	1600 x 1200
		X							0010	32	32	16	16	8	8
									1010	16Z	16Z				
	x	x							0010	32Z	32Z	32/16Z	32/16Z	16	16

Table 6-1: Frame Buffer Config. (No DUBIC Mode)

Legend:

- X** Bank is fully populated
- 0** Bank is optionally populated

Mapping Group 1									Resolution						
Memory Bank									768 x 576						
0	1	2	3	4	5	6	7	8	fbm	640 x 480	800 x 600	1024x 768	1152 x 882	1280 x 1024	1600 x 1200
X					O				0000	16	16	8	8		
X					X	O			0000	16Z	16Z	8Z	8Z		
X	X				O	O			0000	32	32	16	16	8	8
									0001	16Z	16Z				
x	X				X	O			0000	32Z	32Z	16Z	16Z	8	8

Mapping Group 2									Resolution						
Memory Bank									768 x 576						
0	1	2	3	4	5	6	7	8	fbm	640 x 480	800 x 600	1024x 768	1152 x 882	1280 x 1024	1600 x 1200
	X				0				0010	32	32	16	16	8	8
									1010	16Z	16Z				
	X	X			0				0011	32Z	16Z	16Z			
									0010		32		16	8	8
	xx				00				0010	32Z	32Z	32/16Z	32/16Z	16	16
	xx				X	O			0010	32Z	32Z	32/16Z	32/16Z		16
									0011					16Z	

Mapping Group 3									Resolution						
Memory Bank									768 x 576						
0	1	2	3	4	5	6	7	8	fbm	640 x 480	800 x 600	1024 x 768	1152 x 882	1280 x 1024	1600 x 1200
P	P				O			X	0100	24	24	24	24		
P	P				X	O		X	0100	24Z	24Z	24Z	24Z		
X	X				O				0100	32	32	32	32		
X	X				X	O			0100	32Z	32Z	32Z	32Z		
P	P	P			O			X	0101	24	24	24	24	24	
P	P	P			X	O		X	0101	24Z	24Z	24Z	24Z	24	
X	X	X			O				0101	32	32	32	32	32	
X	X	X	X		O				0101	32Z	32Z	32Z	32Z	32	

Mapping Group 4									Resolution						
Memory Bank									768 x 576						
0	1	2	3	4	5	6	7	8	fbm	640 x 480	800 x 600	1024 x 768	1152 x 882	1280 x 1024	1600 x 1200
PP					X	O		0	0110	24Z	24Z	24Z	24Z		
xx					X	O		0	0110	32Z	32Z	32Z	32Z		
P	P	P			X	O		0	0111	24Z	24Z	24Z	24Z	24	
x	x	x	x		o			0	0111	32Z	32Z	32Z	32Z	32	
P	P	P			X	O		X	0111	24Z	24Z	24Z	24Z	24Z	
x	x	x	x		o			X	0111	32Z	32Z	32Z	32Z	32Z	

Table 6-2: Frame Buffer Config. (DUBIC Mode)

Legend:

- X Bank is fully populated
- P Bank is partially populated: VD<55:32> and VD<23:0>
- 0 Bank is optionally populated

The nine memory banks are explained below:

- Bank 0:** 8 x 128K x 8 VRAM. This memory is used as the frame buffer and is connected to VD<63:0>.
- Bank 1:** 8 x 128K x 8 VRAM. This memory is used as the frame buffer and is connected to VD<63:0>. This bank can also be used as a Z depth buffer when fbm = 1.
- Bank 2:** 8 or 6 x 256K x 8 VRAM. This memory is used as the frame buffer. In the fbm = 2,3 configurations, eight chips are used, connected to VD<63:0>. In the fbm = 4, 5, 6, and 7 configurations, six or eight chips are used. The six-chip configuration is for 24 bits/pixel, and the chips are connected to VD<55:32> and VD<23:0>.
- Bank 3:** 8 or 6 x 256K x 8 VRAM. This memory is used as the frame buffer. In the fbm = 2,3 configurations, eight chips are used, connected to VD<63:0>. In the fbm = 4, 5, 6, and 7 configurations, six or eight chips are used. The six-chip configuration is for 24 bits/pixel, and the chips are connected to VD<55:32> and VD<23:0>. This bank can also be used as a Z depth buffer when fbm = 2 and fbm = 3.
- Bank 4:** 8 or 6 x 256K x 8 VRAM. This memory is used as the frame buffer. The eight chip configuration is used for 32 bits/pixel, and the chips are connected to VD<63:0>. The six chip configuration is used for 24 bits/pixel, and the chips are connected to VD<55:32> and VD<23:0>.
- Bank 5:** 4 x 256K x 16 DRAM. This bank is used as off-screen memory or as a depth buffer. Bank 5 is connected to VD<63:0>.
- Bank 6:** 1 x 256K x 4 VRAM. This memory is used as the ZTAG. It is connected to ZTAG<3:0>.
- Bank 7:** 1 x 64K x 16 DRAM. This memory is used to fill up the VRAM Data bus to 64 bits for configurations where only 24 bits are supported. This allows some offscreen areas to be used for font storage. This bank is connected to VD<63:56> and VD<31:24>.
- Bank 8:** 4 x 256(64)K x 16 DRAM. This memory is used as off-screen memory or as a depth buffer. Bank 8 is connected to VD<63:0>.

6.3.1 Memory Interleave

In order to have enough bandwidth for 1280 x 1024 x 24 bits, some modes use interleave schemes to address the frame buffer. The memory interleave is selected when fbm = 01XX. Interleave is performed only in the VRAM (Banks 2, 3, and 4). The interleave is done on a four-slice basis, which means that four consecutive slices are put in one bank, then the next four slices are put in the other bank and so on. This four-slice scheme was chosen to make block mode operations easier.

For example, at the beginning of the frame buffer in 32 bits/pixel, the pixels are arranged as follows between the two banks:




Figure 6-3: Pixel Arrangement

For $fbm = 4$ and 6 , Banks A and B are assigned as follows:

<i>Address</i> <i>(Bytes)</i>	<i>Bank</i>	
	<i>A</i>	<i>B</i>
00000h-3FFFFFFh	2	3

For $fbm = 5$ and 7 , Banks A and B are assigned as follows:

<i>Address</i> <i>(Bytes)</i>	<i>Bank</i>	
	<i>A</i>	<i>B</i>
00000h-1FFFFFFh	2	4
20000h-3FFFFFFh	2	3
40000h-5FFFFFFh	4	3

6.3.2 Patch RAM

The patch RAM is an optional device. Since for $fbm = 01XX$ only 24(32) bits/pixel are supported, there's no need to populate the complete 64 bit data bus. However, offscreen memory can be used for font caching, patterns, and so on. Since the offscreen area accesses must be 64 bits, and the unused display bits are not contiguous, the patch RAM 'patches up the gaps' to support 64-bit data in the offscreen memory while the display area is only populated for 24 bits/pixel.

Since the patch RAM isn't used for video, normal DRAM can be used. Refer to Section 3.2.1 'Memory Configurations' for more information about where the patch RAM is mapped.

If Banks 2, 3 and 4 are fully populated, the patch RAM can't be used. Also, if DRAM is added to the system, the patch RAM may not be required, since some offscreen space will be available.

6.3.3 ZTAG RAM

ZTAG RAM is another optional device. The purpose of the ZTAG is to accelerate clearing of the depth buffer during animation. Since the depth buffer can be implemented in DRAM, and the ZTAG is in VRAM, the ZTAG can be cleared four times faster than the DRAM (using block mode).

Here are the principles of ZTAG use:

- . A bit is assigned in ZTAG for each pixel in the Z buffer
 - The ZTAG bit indicates whether or not the value in the Z buffer is valid
 - The ZTAG is cleared (rather than the depth buffer)
- . Each time a pixel is updated, the ZTAG is set
- . When the Z buffer is invalid, depth comparison is done by means of an internal background depth value.

Since the ZTAG uses a separate pin on the ATHENA chip, it can be updated in parallel with the frame buffer when 16 bits/pixel is selected. The ZTAG is optional, since it can be disabled in ATHENA.

6.3.4 MCTLWTST Register Timings

The MCTLWTST (Memory Control Wait State) register is described in detail in Chapter 5. The following figures show the various cycles that are generated by the drawing engine. At the top of each timing diagram, the field of MCTLWTST that specifies the length of this state is shown.




Figure 6-4: MCTLWTST for Direct Access Cycle

- :a During a direct read access, a state is added between RC-HD and R_PR, using the MCTLWTST wait field. This state has the same effect as the R_PR field on VRAM signals.




Figure 6-5: MCTLWTST for Data Transfer Cycle




Figure 6-6: MCTLWTST for Page Write and Page Read Cycle




Figure 6-7: MCTLWTST for Refresh Cycle




Figure 6-8: Page Read-Modify-Write/Anti-aliasing Cycle




Figure 6-9: MCTLWTST for Page ZI Cycles

6.3.5 VRAM Interconnect

Two operation modes are supported (No DUBIC mode, and DUBIC mode).

In DUBIC mode, the ATHENA chip works in conjunction with the MGA DUBIC chip to control the VRAM and RAMDAC. All memory configurations are supported. This mode offers more flexibility, but is slightly less economical due to the requirement of the DUBIC chip.

In No DUBIC mode, the ATHENA chip directly controls the VRAM and RAMDAC, so there is no need for a DUBIC chip. Note that only Banks 0 to 3 can be populated. While this mode permits a smaller number of configurations, the possibility of memory conflict is reduced.

In both cases, the random port of the VRAM is interconnected the same way. The only difference is that since No DUBIC supports a smaller number of configurations, less control signals are available. In No DUBIC mode, only RAS<1:0>/, CAS<1:0>/, and OE<1:0>/ are generated by ATHENA.

VAA<13:0> The address connection between the ATHENA and the VRAM depends on the Bank, the fbm, and the location of the VGA. The following tables show the different possibilities. Whenever possible, it would be preferable to attempt to distribute the load evenly between every address (if 16 memory chips require Bit 6 of the VAA and VAB buses, attach eight bits to VAA<6> and eight bits to VAB<6> to equalize the load).

- Legend:**
- *1 When 'Y', the VGA frame buffer is implemented in this bank. When 'N', the VGA frame buffer is not implemented in this bank.
 - *2 For all addresses, 'A' indicates a signal on the VAA bus, 'B' indicates a signal on the VAB bus, and *no letter indicates a signal on either bus.*
 - *3 For Banks 0 to 4, address ordering is very important and should be respected. For Banks 5, 7, and 8, address ordering can be changed, except for the addresses which are not used at column time. For Bank 6, address ordering can be changed, except for Addresses 0 and 1.

Example: The following table indicates, for example, that to access Bank 2 with fbm = 0010 and no VGA frame buffer, memory address 7 can connect to ATHENA address 7 (VAA bus), or 12 (VAA bus), or 8 (VAA bus). Memory address 6 can only connect to ATHENA address 6 (VAA or VAB bus).

Bank	fbm	VGA *I	Condition	Address *2*3										
				9	8	7	6	5	4	3	2	1	0	
0	000X	Y	VD<31:0>	9A	8A	6A	5A	4A	3A	2A	1A	0A	10A	7 A
			VD<63:32>	13A	12A	6B	5B	4B	3B	2B	1B	0B		
		N		9A	8A	6	5	4	3	2	1	0	13A	12A
	000X	N		10A	7 A									
2	0010	Y	VD<15:0>	10A	7A	6A	5A	4A	3A	2A	1A	0A	8A	
			VD<47:32>	13A	12A	6B	5B	4B	3B	2B	1B	0B		
			VD<63:48,31:16>	10A	7A	6	5	4	3	2	1	0		
		N		13A	12A	11A	8A							
				10A	7A	6	5	4	3	2	1	0		
				13A	12 A	11A	8A							
	0011	Y	VD<15:0>	10A	7A	6A	5A	4A	3A	2A	1A	0A		
			VD<47:32>	13A	12A	6B	5B	4B	3B	2B	1B	0B		
			VD<63:48, 31:16>	10A	7A	6	5	4	3	2	1	0		
	N		13A	12A	11A									
			10A	7A	6A	5A	4A	3A	2A	1A	0A			
			13A	12A	11A									
1010	Y	VD<15:0>	10A	7A	6A	5A	4A	3A	2A	1A	0A	8A		
		VD<47:32>	13A	12A	6B	5B	4B	3B	2B	1B	0B			
		VD<63:48, 31:16>	10A	7A	6	5	4	3	2	1	0			
	N		13A	12A	11A	8A								
			10A	7A	6	5	4	3	2	1	0			
			13A	12 A	11A	8A								
X1XX	Y	VD<15:0>	10A	7A	6A	5A	4A	3A	2A	1A	0A			
		VD<47:32>	13A	12A	6B	5B	4B	3B	2B	1B	0B			
		VD<63:48,31:16>	10A	7A	6	5	4	3	2	1	0			
	N		13A	12A	10A	7A	6	5	4	3	2	1	0	
			10A	7A	6	5	4	3	2	1	0			
			13A	12A										
3	X010	N		10A	7A	6	5	4	3	2	1	0	13A	12A
				11A	8A									
				11A	8A	6	5	4	3	2	1	0		
	0011	N		10A										
				13A										
	01XX	N		10A	7A	6	5	4	3	2	1	0	13A	12A

(continued on the next page)

Bank	fbm	VGA *I	Condition	Address *2*3																			
				9	8	7	6	5	4	3	2	1	0										
4	01XX	N		9A	7A	6	5	4	3	2	1	0											
5	000X	N	9RAS 9CAS	11A	7A	6	5	4	3	2	1	0											
			10 RAS 8 CAS	9A	11A	7A	6	5	4	3	2	1	0										
	0011	N	9RAS 9CAS	11A	7A	6	5	4	3	2	1	0											
			10 RAS 8 CAS	9A	11A	7A	6	5	4	3	2	1	0										
	x010	N	9 RAS 9CAS	11A	7A	6	5	4	3	2	1	0											
			10 RAS 8 CAS	9A	11A	7A	6	5	4	3	2	1	0										
	01XX	N	9RAS 9CAS	7A	11A	6	5	4	3	2	1	0											
			10 RAS 8 CAS	8A	7A	11A	6	5	4	3	2	1	0										
6	000X	N		11A	7A	6	5	4	3	2	1	0											
	x010	N		11A	7A	6	5	4	3	2	1	0											
	0011	N		11A	7A	6	5	4	3	2	1	0											
	01XX	N		11A	7A	6	5	4	3	2	1	0											
	010x	N		8A	11A	5	4	3	2	1	0												
8	011x	N	256K x 16 9 RAS 9CAS	7A	11A	6	5	4	3	2	1	0											
			256K x 16 10 RAS 8 CAS	8A	7A	11A	6	5	4	3	2	1	0										
			128K x 8	6	8A	11A	5	4	3	2	1	0											
			64Kx 16	8A	11A	5	4	3	2	1	0												

Table 6-3: ATHENA/VRAM Address Connection

RAS<4:0>/ RAS/ strobe. Used for bank selection. Five different RAS/ strobes (two strobes in No DUBIC mode) are generated by ATHENA. The following table shows how ATHENA's RAS/ strobes are mapped to VRAM chips for each memory configuration.

<i>fbm</i>	<i>RAS</i>								
	<i>8</i>	<i>7</i>	<i>6</i>	<i>5</i>	<i>4</i>	<i>3</i>	<i>2</i>	<i>1</i>	<i>0</i>
0000			4	2				1	0
0001			4	2				1	0
0010			4	2		0	1		
0100		4	4	2		0	1		
0101		4	4	2	3	0	1		
0110	4		4	2		0	1		
0111	4		4	2	3	0	1		
1010			4	2		0	1		

Table 6-4: RAS Assignment

For example: to access Bank 4 with *fbm* = 0101, you must use **RAS<3>/**.

CAS<4:0>/ CAS/ strobe. Used for final bank selection during write cycles. There are five different CAS/ strobes (two strobes in No DUBIC mode) generated by ATHENA. The table below shows how ATHENA's CAS/ signals are mapped to VRAM chips for each memory configuration.

OE<4:0>/ DT/OE strobe. Used for final bank selection during read cycles. There are five different DT/ strobes (two strobes in No DUBIC mode) generated by the ATHENA. The table below shows how the DT/ signals generated by ATHENA are mapped to VRAM chips for each memory configuration.

<i>fbm</i>	<i>CAS/ or OE/</i>								
	<i>8</i>	<i>7</i>	<i>6</i>	<i>5</i>	<i>4</i>	<i>3</i>	<i>2</i>	<i>1</i>	<i>0</i>
0000			2	2				1	0
0001			2	2				1	0
0010			2	2		0	1		
0100		4	2	2		0	1		
0101		4	2	2	3	0	1		
0110	4		2	2		0	1		
0111	4		2	2	3	0	1		
1010			2	2		0	1		

Table 6-5: CAS and OE Assignment

WT<7:0>/ Write strobe. The Write strobes are used for pixel selection. Because the minimum pixel size is 8 bits/pixel, there is one strobe per byte.

DSF<1:0> Special function pin of the VRAM. This pin permits different types of data transfer (split – normal) simultaneously in different banks.

<i>fbm</i>	<i>DSF</i>								
	8	7	6	5	4	3	2	1	0
0000			X					x	x
0001			X					x	x
0010			X			x	x		
0100			X			x	x		
0101			X	0	1	0			
0110			X			x	x		
0111			X	0	1	0			
1010			X			x	x		

X = 'don't care'

Table 6-6: DSF Assignment

6.3.6 Coprocessor Requests

Two pins permit sharing of the VRAM bus: **BACK/** (generated by ATHENA) and **BRQ/** (generated by the coprocessor). This handshaking can be synchronous or asynchronous on **GCLK**.

When it releases the bus to the coprocessor, the ATHENA chip brings all VRAM control signals high before putting them in tri-state. The coprocessor should do the same thing when releasing the bus. This procedure guarantees that no false access will be performed on the memory.

Figure 6-10 shows the normal sequence when the coprocessor requests and releases the bus.




Figure 6-10: Normal Request and Release of the Bus

In order to allow the ATHENA chip to perform refresh cycles, the coprocessor must release the bus every 10 μS, for a minimum of one clock cycle. When the coprocessor releases the bus for only one clock cycle, ATHENA processes only the high priority refresh cycle. This is shown in Figure 6-11. Since the co-processor must generate a pulse of 1 GCLK on **BRQ/**, this cycle can only be used with a co-processor that generates a synchronous handshake. If this is not the case, the co-processor must release the bus every 10 μs for refresh, or else perform refresh on the VRAM.




Figure 6-11: 1 gclk Release for Refresh

Finally, the ATHENA chip will notify the coprocessor that it requires the bus for a data transfer by removing the BACK/ signal. In this case, the coprocessor has a maximum of 20 clock cycles within which it must return the bus to the ATHENA. This is shown in Figure 6-1 2.




Figure 6-12: ATHENA Request for Data Transfer

6.4 VIDEO Interface

The video interface is different for Power Graphic mode and VGA mode. As well, Power Graphic mode supports the following two configurations: No DUBIC mode and DUBIC mode.

6.4.1 Power Graphic Mode (No DUBIC Mode)

In 'No DUBIC' mode, ATHENA itself is responsible for generating all the control signals for the VRAM serial port and RAMDACs. There are three possible configurations.

- No mux: This configuration uses the output enable pins of the VRAM to multiplex the video data to a 32-bit bus. This is shown in Figure 6-13.
- 32-bit RAMDAC: This configuration is compatible with MGA ATLAS chip, and requires multiplexers to generate the video data to the RAMDAC. This is illustrated in Figure 6-14.
- 64-bit RAMDAC: This configuration is compatible with the MGA ATLAS chip, and uses a 64-bit RAMDAC (such as the TI VIEWPOINT). In this case, no external multiplexers are required, since the RAMDAC's pixel port size matches that of the external memory interface. This is shown in Figure 6- 15.




Figure 6-13: ATHENA/Memory Connection 32 Bit No MUX




Figure 6-14: ATHENA/Memory Connection to 32 Bit RAMDAC




Figure 6-15: ATHENA/Memory Connection to 64 Bit RAMDAC

6.4.2 Power Graphic Mode (DUBIC Mode)

In Power Graphic mode when a DUBIC chip is present ('DUBIC mode'), controls are generated that cause the DUBIC chip to generate serial clocks to the VRAM as well as blank and sync signals for the video output.

In this mode, only the VIDINF pins are used for video generation.

VIDINF<3:0>	Code Description
0000	Horizontal and vertical sync and blank
0001	Horizontal sync and blank
0010	Vertical sync and blank
0011	Blank
0100	Display border color
0101	Active video
0110	Bank switching
0111	Vertical sync and blank (field 1)
1000	Data transfer in the current bank
1001	Bank switching and data transfer in the next bank
1110	Backward bank switch

Table 6-7: Power Graphic Mode Video Generation

Refer to the *DUBIC Specification* for more information on interconnecting the VRAM serial port, RAMDAC, DUBIC, and ATHENA.

6.4.3 VGA Mode

In VGA mode, ATHENA outputs different video signals, according to whether or not the system is operating in No DUBIC mode or in DUBIC mode. Refer to Table 6-8 for the signal assignment.

<i>Signal Description</i>	<i>No DUBIC Mode</i>	<i>DUBIC Mode</i>
Pixel clock	LDCLK	VIDINF<3>
Blanking signal	BLANK/	VIDINF<2>
Horizontal sync signal	HSYNC/	VIDINF<1>
Vertical sync signal	VSYNC/	VIDINF<0>
VGA data <7>	VAA<11>	VAA<11>
VGA data <6>	VGAD<6>	OE<2>/
VGA data <5>	VGAD<5>	OE<4>/
VGA data <4>	VGAD<4>	OE<3>/
VGA data <3>	VGAD<3>	ZTAG<3>
VGA data <2>	VGAD<2>	ZTAG<2>
VGA data <1>	VGAD<1>	ZTAG<1>
VGA data <0>	VGAD<0>	ZTAG<0>

Table 6-8: VGA Signal Assignment

6.4.4 Slaving ATHENA

The VIDRSTN input pin of the chip is used to synchronize the MGA video with other external video sources.

Inside the CRTC circuitry, there are two ‘total compare’ signals (one for the horizontal counter, and one for the vertical counter). These signals reset the corresponding horizontal or vertical counter, based on the total values programmed in the registers.

Like the total compare signals, the VIDRSTN signal resets the horizontal and vertical counters. In other words, the VIDRSTN signal is responsible for initially synchronizing the video circuitry when it is necessary to get in phase with another video source. Two bits in the CRTC_CRTL register are used to enable the reset of either or both of the counters.

The VIDRSTN signal is periodic and must have exactly the same period as that obtained by the programmed video parameters. The period of VIDRSTN is either the same as the period of one line, or the same as the period of one frame (depending on the kind of synchronization that is necessary).

The first application of the signal will create a momentary instability in the video signals (blank, syncs, etc.). After this, the CRTC counters will be in phase with the VIDRSTN signal, and video signal generation will become stable.

When the vertical reset is used, the VIDRSTN signal is maintained internally until the next vertical clock (which is the horizontal retrace ~ this is also when the vertical counter is reset). It is necessary to send a VIDRSTN pulse of only one clock in length, once per frame (even in vertical reset).

In VGA mode, the VIDRST signal must be maintained active for a minimum of 8 VIDCLKs. In Power Graphic mode, VIDCLK is always divided by 8, so VIDRST can be maintained for only one VIDCLK.

The following figures illustrate the video signal waveforms and counters in relation to the video reset input signal once the CRTC is in phase with the video reset signal (VIDRSTN). The counter numbers are provided as sample values for a resolution of 1024 x 768.




Figure 6-16: Horizontal Video Reset (eg. 1024x768)




Figure 6-17: Vertical Video Reset (eg. 1024x768)

Appendix A: Technical Data

This appendix contains the electronic and mechanical technical information for the Matrox MGA ATHENA chip, including the pin list and timing information.

A.1 Pin List

When groups of pins are listed together, they're presented in order from MSB to LSB.

A.1.1 Host Interface (ISA Configuration)

<i>Name</i>	<i>No. of pins</i>	<i>Type</i>	<i>Description</i>
A<23:16>	8	I/O	Partial Address bus. Not multiplexed. Pins: 10 17 29 48 97 143 144 175
A<7:0>	8	I/O	Partial Address bus. Not multiplexed. Pins: 162 153 127 126 125 124 123 113
AD<15:8>	8	I/O	Address and Data multiplexed bus. Pins: 152 134 133 112 111 103 102 98
D<7:0>	8	I/O	Partial Data bus. Not multiplexed. Pins: 74 58 57 49 38 30 19 18
HADREN/	1	0	Host AD dRess EN able. External address buffer enable. Pin: 96
HDATAEN<1:0>/	2	0	Host DATA byte EN able bus. External data buffer enable signals. Pins: 142 70
HWRDIR	1	0	Host WR ite DIR ection. External data buffer direction control signal. Pin: 158
AEN	1	I	Address EN able signal. Prevents IO decodes during DMA cycles. Pin: 55
MCS16/	1	0	Memory Chip Select 16 signal. Pin: 90
CHRDY	1	0	ReaDY signal. Pin: 116
CHRDYEN/	1	0	This pin can be used to enable an external CHRDY buffer so that the bus ready signal is driven high before being disabled. Pin: 105
REFRESH/	1	I	REFRESH cycle signal. Prevents memory decodes during bus refresh cycles. Pin: 86
MRDC/	1	I	Memory ReaD Control strobe. Pin: 82
MWTC/	1	I	Memory WriTe Control strobe. Pin: 84

Name	No. of pins	Type	Description
IORC/	1	I	I/O Read Control strobe. Pin: 91
IOWC/	1	I	I/O Write Control strobe. Pin: 106
BALE	1	I	Bus Address Latch Enable signal. Pin: 69
SBHE/	1	I	System Bus High Enable signal. Pin: 99
IRQ	1	0	Interrupt ReQuest signal. - The same interrupt is used for ATHENA and VGA. - A shared interrupt protocol is used in Power Graphic mode, but not in VGA mode. - There is a rising edge trigger (ISA type) interrupt in VGA mode. - There is a negative level interrupt option in Power Graphic mode. - Open collector output. Pin: 171
NMI/	1	0	Generate an NMI to the host CPU for CGA-Hercules CRTC register emulation. This pin is connected to the IOCHW pin on ISA. It is useful only if the ATHENA VGA is used. Pin: 83
DECODE< 1 :0>/	2	I	Optional high level DECODE pins which should be pulled down when not used. Refer to the map table in the CONFIG register description in Chapter 5 (page 5-52) for more information. Pins: 73 72
ISA	1	0	Indicates that the ATHENA is operating in the ISA configuration and not in the PCI configuration. Pin: 56
DRQ	1	0	DMA ReQuest signal. Refer to Section 3.2.4 for more information. Pin: 104
DAK/	1	I	DMA AcKnowledge signal. Refer to Section 3.2.4 for more information. Pin: 157
TC	1	I	Terminal Count signal. Refer to Section 3.2.4 for more information. Pin: 118
PU	2	I	Connected to a pull-up. Pins: 107 115
NC	2	0	No Connect signals. Pins: 114 156

A.1.2 Host Interface (PCI Configuration)

<i>Name</i>	<i>No of pins</i>	<i>Type</i>	<i>Description</i>
PCLK	1	I	This CLoCK provides timing for all transactions on PCI. Pin: 86
PCBE<3:0>/	4	I	PCI Bus Command and Bytes Enables are multiplexed on the same PCI pins. During the address phase of a transaction, PCICBE<3:0> defines the bus command. During the data phase, the PCICBE<3:0> signals are used as byte enables. Pins: 156 114 142 70
PAD<31:0>	32	I/O	Address and Data multiplexed bus. During the first clock of a transaction PCIAD<31:0> contains a physical address; during subsequent clocks PCIAD<31:0> contains data. Pins: 10 17 29 48 97 143 144 175 162 153 127 126 125 124 123 113 152 134 133 112 111 103 102 98 74 58 57 49 38 30 19 18
PPAR	1	0	PARity is even across PCIAD<31:0> and PCICBE<3:0>. Parity is generated during read data phases. Pin: 83
PFRAME/	1	I	Cycle FRAME indicates the beginning and duration of an access. Pin: 96
PTRDY/	1	0	Target ReaDY indicates the ATHENA chip's ability to complete the current data phase of the transaction. It is used in conjunction with IRDY/. Wait cycles are inserted until both IRDY/ and TRDY/ are asserted together. Pin: 82
PIRDY/	1	I	Initiator ReaDY indicates the initiating agent's ability to complete the current data phase of the transaction. It is used in conjunction with TRDY/. Wait cycles are inserted until both IRDY/ and TRDY/ are asserted together. Pin: 116
PDEVSEL/	1	0	DEViCESElect, when actively driven, indicates that the ATHENA chip has decoded its address as the target of the current access. Pin: 84
PSTOP/	1	0	STOP indicates that ATHENA is requesting that the master device halt the current transaction. Pin: 91

PINTA	1	0	INTerrupt ReQuest signal. - The same interrupt is used for ATHENA and VGA. - A shared interrupt protocol is used in Power Graphic mode, but not in VGA mode. - There is a rising edge trigger (ISA type) interrupt in VGA mode. - There is a negative level interrupt option in Power Graphic mode. - Open collector output. Pin: 171
PIDSEL	1	I	Initialization Device SE lect is used as a chip select in lieu of the upper 24 address lines during configuration read and write transactions. Pin: 105

A.1.3 External Device Interface (ISA Configuration)

<i>Name</i>	<i>No. of pins</i>	<i>Type</i>	<i>Description</i>
DACRD/	1	0	ramDACReaD control strobe. Pin: 138
DACWR/	1	0	ramDACWRite control strobe. Pin: 137
ROMEN/	1	0	BIOS ROM ENable strobe. Pin: 117
DEVWR/	1	0	external DEViCe WRite. This pin indicates if the current external device cycle is a read (1) or a write (0). Pin: 109
DUBICSL/	1	0	DUBIC SeLect strobe. This pin works in conjunction with the DEVWR/ signal. Pin: 154
VIWICSL/	1	0	VIWIC SeLect strobe. This pin works in conjunction with the DEVWR/ signal. Pin: 155
EXPSL/	1	0	EXPansion SeLect control strobe. This pin can be used as the VGA expansion write signal or for other expansion devices when EXPDEV/ is active. In this case, external decoding circuitry is required. Pin: 141
CLKGEN<1:0>	2	0	Clock generator control bits. These bits come from the VGA Miscellaneous Output Register 3C2<3:2>. Pins: 129 128

A.1.4 External Device Interface (PCI Configuration)

<i>Name</i>	<i>No of pins</i>	<i>Type</i>	<i>Description</i>
EXTA<6:0>	7	0	EXTernal device Addresses. If external devices are enabled, the EXTA<3:2> bits are used as second and first decoder addresses, and EXTA<6> is used as a R/W signal. Pins: 158 157 118 69 154 155 141
EXTD<7:0>	8	I/O	EXTemal Device data bus. This bus is also used as EXTA<14:7> for EPROM accesses. Pins: 115 56 104 107 99 55 73 72
ROMEN/	1	0	BIOS ROM output ENable signal. This pin is also used as the chip select by the external decoder for other external devices. Pin: 117
EIRQ/	1	I	External device Interrupt ReQuest. Pin: 90
DACRD/	1	0	RAMDAC ReaD control signal. If external devices are enabled, this bit is used as the decoder enable strobe. Pin: 138
DACWR/	1	0	RAMDAC WRite control signal. If external devices are enabled, this bit is used as the third decoder address. Pin: 137
CLKGEN< 1:0>	2	0	CLoCK GENerator control bits which emanate from the VGA Miscellaneous Output register (3C2<3:2>). Pins: 129 128
EXTALEN	1	0	EXTernal Address Latch. This pin is used to latch the MSB addresses in an external latch when an EPROM access is performed. This pin is also used as a chip select on the EPROM, and as a positive chip select by the external decoder for other external devices. Pin: 106
DEVRST/	1	0	DEVIce ReSeT. Reset output generated for local devices. Pin: 109

A.1.5 Drawing Engine (No DUBIC Mode)

Name	No of pins	Type	Description
VD<63:0>	64	I/O	Video Data bus. These pins are connected to VRAM and DRAM. Pins: 131 136 147 148 149 165 166 167 168 176 177 178 182 183 184 185 195 196 197 203 204 205 206 212 213 214 215 216 224 225 226 232 233 234 235 236 237 8 9 14 15 16 25 26 27 28 34 35 36 37 42 43 44 53 54 62 63 64 65 75 76 77 87 93
VAA<13:0>	14	0	VRAM and DRAM multiplexed addresses. This bus includes all of the different addresses that must be generated for all banks of VRAM and DRAM. Refer to Table 6-3 for more information. Pins: 146 164 186 187 188 198 189 199 217 218 3 23 33 94
VAB<6:0>	7	0	VRAM and DRAM multiplexed addresses. This bus includes all the addresses that are the same for Power Graphic mode (duplicated for load distribution) but different in VGA mode (for character modes). Refer to Table 6-3 for more information. Pins: 207 208 227 231 22 32 78
RAS<1:0>/	2	0	RAS/ strobe, used for bank selection. Five different RAS/ strobes are generated by ATHENA. Refer to Table 6-4 for more information. Pins: 238 239
CAS<1:0>/	2	0	CAS/ strobe, used for final bank selection during write cycles. Five different CAS/ strobes are generated by ATHENA. Refer to Table 6-5 for more information. Pins: 12 39
OE<1:0>/	2	0	DT/OE strobe, used for final bank selection during read cycles. Five different DT/ strobes are generated by ATHENA. Refer to Table 6-5 for more information. Pins: 163 173
WT<7:0>/	8	0	WriTe strobes, used for pixel selection. Because the minimum pixel depth is 8 bits/pixel, there is one strobe per byte. The ninth strobe is unused. Pins: 174 209 219 13 45 46 51 52
DSF<1:0>	2	0	Special Function pin of the VRAM. This pin permits different types of data transfer (split/normal) simultaneously in different banks. Refer to Table 6-6 for more information. Pins: 68 135
BRQ/	1	I	Co-processor VRAM Bus ReQuest. Pin: 6
BACK/	1	0	ACKnowledge from ATHENA of the VRAM bus request. Pin: 7

A.I.6 Drawing Engine (DUBIC Mode)

Name	No. of pins	Type	Description
VD<63:0>	64	I/O	Video Data bus. These pins are connected to VRAM and DRAM. Pins: 131 136 147 148 149 165 166 167 168 176 177 178 182 183 184 185 195 196 197 203 204 205 206 212 213 214 215 216 224 225 226 232 233 234 235 236 237 8 9 14 15 16 25 26 27 28 34 35 36 37 42 43 44 53 54 62 63 64 65 75 76 77 87 93
ZTAG<3:0>	4	I/O	Video data bus. These pins are connected to the ZTAG RAM (Bank 6). Pins: 24 66 79 95
VAA<13:0>	14	0	VRAM and DRAM multiplexed Addresses. This bus includes all the addresses that must be generated for all banks of VRAM and DRAM. Refer to Table 6-3 for more information. Pins: 146 164 186 187 188 198 189 199 217 218 3 23 33 94
VAB<6:0>	7	0	VRAM and DRAM multiplexed Addresses. This bus includes all the addresses that are the same for Power Graphic mode (duplicated for load distribution) but are different in VGA mode (for character mode). Refer to Table 6-3 for more information. Pins: 207 208 227 231 22 32 78
RAS<4:0>/	5	0	RAS/ strobe. Used for bank selection. There are five different RAS/ strobes generated by ATHENA. Refer to Table 6-4 for more details. Pins: 47 222 223 238 239
CAS<4:0>/	5	0	CAS/ strobe. Used for final bank selection during write cycles. There are five different CAS/ strobes generated by ATHENA. Refer to Table 6-5 for more information. Pins: 88 202 4 12 39
OE<4:0>/	5	0	DT/OE strobe. Used for final bank selection during read cycles. There are five different DT/ strobes generated by ATHENA. Refer to Table 6-5 for more information. Pins: 89 145 194 163 173
WT<7:0>/	9	0	WriTe strobe. Write strobes are used for pixel selection. Because the minimum pixel size is 8 bits/pixel, there is one strobe per byte. The ninth strobe is unused. Pins: 174 209 219 13 45 46 51 52
DSF<1:0>	2	0	Special Function pin of the VRAM. This pin permits different types of data transfer (split - normal) simultaneously in different banks. Refer to Table 6-6 for more information. Pins: 68 135

BRQ/	1	I	Co-processor VRAM Bus ReQuest. Pin: 6
BACK/	1	0	ACKnowledge from the ATHENA of the VRAM bus request. Pin: 7
NC	1	I/O	Not Connected. Pin: 67

A.1.7 Video Interface (No DUBIC Mode)

<i>Name</i>	<i>No of pins</i>	<i>Type</i>	<i>Description</i>
VIDCLK	1	I	Input CLoCK for the CRTIC and the DT request module in Power Graphic mode. Pin: 229
VIDRST/	1	I	VIDeo ReSeT input. Pin: 159
HSYNC/	1	0	Horizontal SYNC. In VGA mode, sync polarity is selected from the VGA control register. In Power Graphic mode, the sync is always active low. Pin: 211
VSYNC/	1	0	Vertical SYNC. In VGA mode, sync polarity is selected from the VGA control register. In Power Graphic mode, the sync is always active low. Pin: 169
BLANK/	1	0	Video BLANK signal. Pin: 193
CDE	1	0	Video CDE signal. Pin: 223
LDCLK	1	0	Video CLoCK. Pin: 191
VGAD<6:0>	7	0	VGA Data output. VGAD<7> is multiplexed with VAA<11>. Pins: 194 89 145 24 66 79 95
SC<1:0>	2	0	Serial Clock. Each half-bank is connected to one of these serial clock pins. Pins: 88 202
SOE<1:0>/	2	0	Serial Output Enable control for each bank. Pins: 47 222
EVEN/	1	0	EVEN line signal (used for interlace operation only). The even field is defined as the field that starts with line two, while the odd field starts with line one. Pin: 67
SMUXSL	1	0	Serial MUX Low input select. This pin connects directly to the select pin of the muxes. Pin: 4

A.1.8 Video Interface (DUBIC Mode)

Name	No. of pins	Type	Description
VIDCLK	1	I	Input CLoCK for the CRTc and the DT request module in Power Graphic mode. Pin: 229
VIDRST/	1	I	VIDeo ReSeT input. Pin: 159
VIDINF<3:0>	4	0	VIDeo INFormation (to DUBIC). Refer to Table 6-7 for more information. Not available in No DUBIC mode. Pins: 191 193 211 169

A.1.9 Miscellaneous

A.1.9.1 Fixed

Name	No. of pins	Type	Description
GCLK	1	I	Graphic (and host interface) CLoCK. Pin: 151
RESET/	1	I	This is an active low hard RESET pin. Pin: 119

A.1.9.2 Test

Name	No. of pins	Type	Description
HIZ	1	I	This pin is used to put all bi-directional buffers in tri-state. This pin should be tied to a pull-down resistor on all products. Pin: 108
PD	1	I	Connected to a pull-down. Pin: 5
<NANDTREE>	1	0	Output of the NAND TREE. This is a shared pin. Pin: 109
<RINGOSC>	1	0	Output of the RING OSCillator (the ring oscillator is enabled when the chip is in reset). This is a shared pin. Pin: 158

A.1.9.3 VCC/GND

Name	No of pins	Type	Description
PWR	16		Attached to +5 Volts.
			Pins: 21 40 61 81 100 120 132 140 160 172 181 190 201 220 228 240
GND	29		Attached to GrouND .
			Pins: 1 2 11 20 31 41 50 59
			60 71 80 85 92 101 110 121
			122 130 139 150 161 170 179 180 192 200 210 221 230

A.2 Electrical Specification

A.2.1 Maximum Ratings

- Storage Temperature: -40° C. to +125° C.
- DC Supply Voltage: -0.5 V to +7.0 V
- I/O pin voltage with respect to VSS: -0.5 V to VDD + 0.5 V

A.2.2 DC Specifications

. For VDD = 5.0 +- 5% , Ta = 0 to 55° C.

Symbol	Parameter	Conditions	Min.	Typical	Maximum	Units
VIL	Input low voltage				0.8	V
V I H	Input high voltage		2.2			V
VOL	Output low voltage I=IOL				0.4	V
		IOL=0			0.1	V
VOH	Output high voltage I=IOH		2.4			V
		IOH=0	V _{DD} -0.1			V
VT	Switching Threshold	Schmidt buffer (SC) Positive going	1.2		2.4	V
		Schmidt buffer (SC) Negative going	0.6		1.8	V
IIL	Input low current		-10			μA
		With pull up (PU)	-40	-100	-270	μA
IIH	Input high current				10	μA
		With pull down (PD)	40	100	270	μA
ICC	Power supply current				480	mA
IOL	Output low current	Applies to signals with 4 mA drivers			4	mA
		Applies to signals with 6 mA drivers			6	mA
		Applies to signals with 8 mA drivers			8	mA
		Applies to signals with 12 mA drivers			12	mA
		Applies to signals with PCI buffers			24	mA
IOH	Output high current	Applies to signals with 4 mA drivers			-2	mA
		Applies to signals with 6 mA drivers			-3	mA
		Applies to signals with 8 mA drivers			-4	mA
		Applies to signals with 12 mA drivers			-6	mA
		Applies to signals with PCI buffers			-12	mA
IOZ	Output tri-state current				10	μA
C	Pin capacitance		10		20	pF

Table A-1: DC Specification

<i>Signal Name</i>	<i>Drive Strength (mA)</i>	<i>Comment</i>	<i>Maximum Load (pF)</i>
A<23:16>	8	PU	50
AD<15:12>	8	PU	70
AD<11:8>	8	PU	70
D<7:0>	8	PU	70
HADREN/	8	PU	60
HDATAEN<1:0>/	8	PU	40
HWRDIR	8	PU	70
AEN		PU	
MCS16/	12	PU	45
CHRDY	12	PU	45
CHRDYEN/	8	PU	30
RESET/	-	PU	
REFRESH/	-		-
MRDC/			
MWTC/			
IORC/	-		
IOWC/	-	PU	-
BALE	-	PU	-
SBHE/	-	PU	-
IRQ	12	Open Drain	120
NMI/	8	PU	240
DECODE<1:0>/	8	PU	70
ISA	8	PU	70
DRQ	8	PU	120
DAK/		PU	-
TC		PU	

Table A-2: Host Interface (ISA) Signal Buffers

<i>Signal Name</i>	<i>Drive Strength (mA)</i>	<i>Comment</i>	<i>Maximum Load (pF)</i>
PCLK	-		-
PCBE<3:0>	-	PU	-
PAD<3:1:0>	8	PU	50
PPAR	8	PU	50
PFRAME/	-	PU	-
PTRDY/	PCI		50
PIRDY/	-	PU	
PDEVSEL/	PCI		50
PSTOP/	PCI		50
PINTA	12	Open Drain	50
PIDSEL	-	PU	-

Table A-3: Host Interface (PCI) Signal Buffers

<i>Signal Name</i>	<i>Drive Strength (mA)</i>	<i>Comment</i>	<i>Maximum Load (pF)</i>
DACRD/	4	PU	40
DACWR/	4	PU	40
ROMEN/	4	PU	40
DEVWR/	4		70
DUBICSL/	4	PU	40
VIWICSL/	4	PU	60
EXPSL/	8	PU	60
CLKGEN<1:0>	4	PU	25

Table A-4: External Device Signal Buffers (ISA)

<i>Signal Name</i>	<i>Drive Strength (mA)</i>	<i>Comment</i>	<i>Maximum Load (pF)</i>
EXTA<2:1>	4	PU	60
EXTA<6:3, 0>	8	PU	60
EXTD<7:0>	8	PU	70
ROMEN/	4	PU	40
EIRQ/	–	PU	–
DACRD/	4	PU	40
DACWR/	4	PU	40
CLKGEN< 1 :0>	4	PU	25
EXTALEN	8	PU	50
DEVIRST/	4	PU	70

Table A-5: External Device Signal Buffers (PCI)

<i>Signal Name</i>	<i>Drive Strength (mA)</i>	<i>Comment</i>	<i>Maximum Load (pF)</i>
VD<63:0>	4		58
VAA<13,12,8>	8	PU	108
VAA<11,10,7>	8	PU	94
VAA<9,6:0>	8	PU	130
VAB<6:0>	8	PU	122
RAS<1:0>/	12	PU	93
CAS< 1 :0>/	12	PU	93
OE<1:0>/	12	PU	93
WT<7:0>/	8	PU	58
DSF<1:0>	12	PU	100
BRQ/	–	PU	–
BACK/	12		30

Table A-6: Drawing Engine Signal Buffers (No DUBIC)

<i>Signal Name</i>	<i>Drive Strength (mA)</i>	<i>Comment</i>	<i>Maximum load (pF)</i>
GCLK	–		–
VD<63:0>	4		58
VAA<13,12,8>	8	PU	108
VAA<11,10,7>	8	PU	94
VAA<9,6,0>	8	PU	130
VAB<6:0>	8	PU	122
RAS<4:0>/	12	PU	93
CAS<4:0>/	12	PU	93
OE<4:3>/	12	PU	44
OE<2>/	12	PU	79
OE<1:0>/	12	PU	93
WT<7:0>/	8	PU	58
DSF<1:0>	12	PU	100
BRQ/		PU	
BACK/	12		30

Table A-7: Drawing Engine Signal Buffers (DUBIC)

<i>Signal Name</i>	<i>Drive Strength (mA)</i>	<i>Comment</i>	<i>Maximum Load (pF)</i>
VIDCLK/	–		–
VIDRST/	–	PU	–
HSYNC/	12	PU	40
VSYNC/	12	PU	40
BLANK/	12	PU	40
CDE	12	PU	40
LDCLK	8	PU	40
VGAD<6:0>	12	PU	51
SC<1:0>	12	PU	93
SOE<1:0>/	12	PU	93
EVEN/	8	PU	40
SMUXSL	12	PU	93

Table A-8: Video Interface Signal Buffers (No DUBIC)

<i>Signal Name</i>	<i>Drive Strength (mA)</i>	<i>Comment</i>	<i>Maximum Load (pF)</i>
VIDCLK	–		–
VIDRST/	–	PU	–
VIDINF<2:0>	12	PU	40
VIDINF<3>	8	PU	40


Table A-9: Video Interface Signal Buffers (DUBIC)

<i>Signal Name</i>	<i>Drive Strength (mA)</i>	<i>Comment</i>	<i>Maximum Load (pF)</i>
GCLK	–		
RESET/	–	PU	–
HIZ	–	PD	
<NANDTREE>	4		70
<RINGOSC>	8	PU	70
Power pins			
Ground pins			

Table A-10: Miscellaneous Signal Buffers

A.2.3 AC Specifications

A.2.3.1 GCLK



<i>Signal</i>	<i>Min</i>	<i>Max</i>	<i>Description</i>
t_{G1}	16.67 ns	28 ns	GCLK period
t_{G2}	6.6 ns		GCLK high
t_{G3}	6.6 ns		GCLK low

A.2.3.2 Host Interface Timing

The host interface waveforms and parameter lists are found on the pages which follow.




Figure A-1: ISA Host Interface Waveform

<i>Ref.</i>	<i>Min (ns)</i>	<i>Max (ns)</i>	<i>Comments</i>	<i>Notes</i>
Tsu1	20		aen → iorcl iowcl LOW	
Th2	15		aen (HOLD) → iorcl iowcl HIGH	
Tsu3	40		refreshN → mrdc/ LOW	
Th4	5		refreshN (HOLD) → mrdc/ HIGH	
Tsu5	15		decode<1:0>/ → mwtc/ mrdc/ iorc/ iowcl LOW	
Th6	5		decode<1:0>/ (HOLD) → mwtc/ mrdc/ iorc/ iowcl HIGH	(1) (4)
Tsu7	10		decode<1:0>/ → bale LOW	
Th7	3		decode<1:0>/ (HOLD) → bale LOW	
Tsu8	14		sbhe/ → mwtc/ mrdc/ iorc/ iowcl LOW	(1)
Th9	10		sbhe/ (HOLD) → mwtc/ mrdc/ iorc/ iowcl HIGH	(1)
Tsu14	19		ad<15:0> (ADDR) → mwtc/ mrdc/ iorc/ iowcl LOW	(1)
Th14	10		ad<15:0> (ADDR) (HOLD) → mwtc/ mrdc/ iorc/ iowcl LOW	(1)
Tsu15	6		ad<15:0> (ADDR) → bale LOW	(1)
Th15	5		ad<15:0> (ADDR) (HOLD) → bale LOW	(1)
Tsu16	19		ad<23:16> (ADDR) → mwtc/ mrdc/ iorc/ iowcl LOW	(1)
Th17	10		ad<23:16> (ADDR) (HOLD) → mwtc/ mrdc/ iorc/ iowcl HIGH	(1) (4)
Tsu18	6		ad<23:16> (ADDR) → bale LOW	(1)
Th18	5		ad<23:16> (ADDR) (HOLD) → bale LOW	(1)
Tsu19	20		bale HIGH → mwtc/ mrdc/ iorc/ iowcl LOW	
Th20	15		bale LOW (HOLD) → mwtc/ mrdc/ iorc/ iowcl HIGH	
Ta21	10		bale HIGH	
Tde122	55		mwtc/ mrdc/ iorc/ iowcl HIGH → bale LOW	(15)
Ta24	85		mwtc/ mrdc/ iorc/ iowcl ACTIVE	(18)
	3*gclk+13		iowcl ACTIVE	(2)
	130		iorc/ ACTIVE	(5)
Tr24	65		mwtc/ mrdc/ iorc/ iowcl RECOVERY	(18)
	2*gclk+15			
	3*gclk+250		mwtc/ mrdc/ iorc/ iowcl RECOVERY	(9)
Tsu25	20		ad<15:0> (DATA) → mwtc/ iowcl HIGH	
	10		ad<15:0> (DATA) → iowcl HIGH	(2)
Th25	5		ad<15:0> (DATA) (HOLD) → mwtc/ iowcl HIGH	
	5		ad<15:0> (DATA) (HOLD) → iowcl HIGH	(2)
Tde126		51	mwtc/ LOW → ad<7:0> (DATA)	(8)
Tpd27		60	mrdc/ iorc/ LOW → ad<15:0> (OUTPUT DATA)	
		120	iorc/ LOW → ad<7:0> (OUTPUT DATA)	(5)
Tpa27	3	60	mrdc/ iorc/ LOW → ad<15:0> (DATA) ACTIVE	(16)
	3	120	iorcl mrdc/ LOW → ad<7:0> (DATA) ACTIVE	(16) (5) (7)
Tpz28	3	20	mrdc/ iorc/ HIGH → ad<15:0> (DATA) TRISTATE	(16)
Tpi28	0		mrdc/ iorc/ HIGH → ad<15:0> (DATA) invalid	
Tde129		0	chr dy → ad<15:0> (OUTPUT DATA)	
		60	chr dy → ad<7:0> (OUTPUT DATA)	(7)
Tpd30		29	mwtc/ mrdc/ iorc/ iowcl LOW → chr dy LOW	(5) (6) (7) (8)
		21	mwtc/ mrdc/ iorc/ iowcl LOW → chr dy LOW	
Th31	0		mwtc/ mrdc/ iorc/ iowcl LOW (HOLD) → chr dy HIGH	
Tpd32		25	mwtc/ mrdc/ iorc/ iowcl LOW → chr dyen LOW	(1)
Tpd34		18	ad<16:0> (ADDR) → mcs 16/	(1) (10)

(continued on the next page)

<i>Ref.</i>	<i>Min (ns)</i>	<i>Max (ns)</i>	<i>Comments</i>	<i>Notes</i>
Tpd35		18	ad<23:17> (ADDR) → mcs16/	(1)
Tpd36		18	decode<1:0>/ → mcs16/	
Tpd38		70	mwtc/ mrdc/ HIGH → mcs16/ valid	
Tpd39	4		mwtc/ mrdc/ LOW → mcs16/ HIGH	
Tsu45	0		hwrdir → hdataen<1:0>/ LOW	(15)
Th46	0		hwrdir (HOLD) → hdataen<1:0>/ HIGH	(15)
Tpd47	2*gclk+40		mwtc/ iowc/ LOW → hdataenc1:0>/ LOW	(15)(13)(2)
		30	mwtc/ LOW → hdataen<0>/ LOW	(15)(8)
		118	mrdc/ iorc/ LOW → hdataen<1:0>/ LOW	(15)(5)(7)
		50	mwtc/ mrdc/ iorc/ iowc/ LOW → hdataen<1:0>/ LOW	(15)(17)(14)
Tpd48		17	mwtc/ mrdc/ iorc/ iowc/ HIGH+ hdataen<1:0>/ HIGH	(15)
Tpd49	0	35	mwtc/ mrdc/ iorc/ iowc/ LOW → hadren/ HIGH	(15)
Tpd50		34	mwtc/ mrdc/ iorc/ iowc/ HIGH → hadren/ LOW	(15)
Tde151	3		hadren/ HIGH → hdataen<1>/ LOW	(15)
Tde152	1		hdataen<1>/ HIGH → hadren/ LOW	(15)
Tde153	0		ad<15:8> (OUTPUT DATA) TRISTATE → hadren/ LOW	(15)
Tde154	3		hadren/ HIGH → ad<15:8> (OUTPUT DATA) ACTIVE	(15)
Th55	0		ad<15:0> valid (DATA) (HOLD) → hdataen<1:0>/ HIGH	(15)
Th57	0		ad<15:8> valid (ADDR) (HOLD) → hadren/ HIGH	(15)(1)
Tsu58	2*gclk+70		tc → iowc/ HIGH	(2)
Th58	-41		tc (HOLD) → iowc/ HIGH	(2)
Tsu59	100		dak/ → iowc/ LOW	(2)
Th60	45		dak/ (HOLD) → iowc/ HIGH	(2)
Tpd61	2	50	iowc/ LOW → drq LOW	(2)
Tpd62		33	tc → drq LOW	(2)
Tde163	10		drq LOW → drq TRISTATE	(2)
Tde164	14*gclk		irq LOW → irq HIGH	(3)(11)(19)
Tpd65		3*gclk+35	mwtc/ HIGH → isa	(3)(19)
Ta66	1 μs		reset ACTIVE	(3)(12)(19)

Table A-11: Host Interface Parameter List

Notes:

- (1) ISA timing
- (2) DMA timing
- (3) The timing appears only as a note, and isn't shown in the diagram.
- (4) Necessary only for cycles in which there is no BALE.
- (5) VGA I/O read.
- (6) VGA I/O write.
- (7) VGA frame buffer read.
- (8) VGA frame buffer write.
- (9) After a CONFIG or OPMODE register write.
- (10) Narrow decode only.
- (11) Edge-triggered interrupt mode.
- (12) The timing is also a function of the pull-up or pull-down, and the load.
- (13) Write cycle.
- (14) Read cycle.
- (15) Must be considered only when hadren/ and hdataen/ are used.

- (16) Can be ignored if **hadren/** and **hdataen/** are used, since an equivalent timing is guaranteed (as long as external buffers respect the constraints mentioned in Section 6.2.1.4).
- (17) Write cycles without wait states.
- (18) Use the upper expression if $gclk < 25$. For other $gclk$ values use the lower expression.
- (19) These timings are not shown in the corresponding waveform.

Timing Conditions




Figure A-2: Host PCI Input Waveform




Figure A-3: Host PCI Output Waveform

Figures A-2 and A-3 define the conditions under which timing measurements are made. The component test guarantees that all timings are met with minimum clock slew rate (slowest edge) and voltage swing. The design guarantees that minimum timings are also met with maximum clock slew rate (fastest edge) and voltage swing. The design also guarantees proper input operation for input voltage swings and slew rates that exceed the specified timing conditions.

Symbol	5 V Signalling	Units
V_{th}	2.4	V
V_{tl}	0.4	V
V_{test}	1.5	V
V_{max}	2	0V
Input signal edge rate	1 V / ns	

V_{max} specifies the maximum peak-to-peak waveform allowed for testing input timing.

<i>Symbol</i>	<i>Parameter</i>	<i>Min</i>	<i>Max</i>	<i>Units</i>	<i>Notes</i>
t_{val}	CLK to Signal valid delay (bussed signals)	2	11	ns	(3) (2)
t_{on}	Float to Active delay	2		ns	(3)
t_{off}	Active to Float delay		28	ns	(3)
t_{su}	Input Setup time to CLK (bussed signals)	7		ns	(1)
t_h	Input Hold time from CLK	0		ns	(1)

Table A-12: Host PCI 5 V Timing Parameters

- (1) Refer to Figure A-2.
- (2) Minimum times measured with 0 pF equivalent load. Maximum times measured with 50 pF equivalent load. Actual test capacitance may vary. Correlate results to these specifications.
- (3) Refer to Figure A-3.




Figure A-4: ROM Host Interface Waveform




Figure A-5: External Device Interface Waveform (ISA)




Figure A-6: External Device Interface Waveform (PCI)




Figure A-7: BIOS ROM (PCI Configuration)

<i>Ref.</i>	<i>Min (ns)</i>	<i>Max (ns)</i>	<i>Comments</i>	<i>Notes</i>
Ta200	250		expsl/ ACTIVE (ISA) romenN (for expslN) (ACTIVE pulse) (PCI)	
	100		dacrd/ dacwr/ viwicsl/ dubicsl/ ACTIVE (ISA) dacrdN, dacwrN, romenN (for viwicslN, dubicslN) (ACTIVE pulse) (PCI)	
Tr200	60		expsl/ dacrd/ dacwr/ viwicsl/ dubicsl/ RECOVERY (ISA) dacrdN, dacwrN, romenN (RECOVERY pulse) (PCI)	
Tsu201	10		devwr/ → expsl/ viwicsl/ dubicsl/ LOW (ISA) exta<6>(devwrN) → romenN (LOW) (PCI)	
Th201	8		devwr/ (HOLD) → expsl/ viwicsl/ dubicsl/ HIGH (ISA) exta<6>(devwrN) (HOLD) → romenN (HIGH) (PCI)	
Tsu202	8		ad<15:0> (ADDR) → expsl/ viwicsl/ dubicsl/ dacrd/ dacwr/ LOW (ISA) exta<5:4,1:0> → dacrdN, dacwrN, romenN (LOW) (wr/rd) (PCI)	
Th202A	15		ad<15:0> (ADDR) (HOLD) → expsl/ viwicsl/ dubicsl/ dacwr/ HIGH (ISA) exta<5:4,1:0> (HOLD) → dacwrN, romenN (HIGH) (WRITE) (PCI)	(1)
Th202B	100		ad<15:0> (ADDR) (HOLD) → expsl/ viwicsl/ dubicsl/ dacrd/ LOW (ISA) exta<5:4,1:0> (HOLD) → dacrdN, romenN (LOW) (read) (PCI)	(2)
Tsu203	100		ad<7:0> (OUTPUT DATA) → expsl/ HIGH (ISA) exdt<7:0> → romenN (for expslN) (HIGH) (write) (PCI)	
	50		ad<7:0> (OUTPUT DATA) → viwicsl/ dubicsl/ dacwr/ HIGH (ISA) exdt<7:0> → dacwrN, romenN (for viwicslN, dubicslN) (HIGH) (write) (PCI)	
Th203	15		ad<7:0> (OUTPUT DATA) (HOLD) → expsl/ viwicsl/ dubicsl/ dacwr/ HIGH (ISA) extd<7:0> (HOLD) → dacwrN, romenN (HIGH) (write) (PCI)	
Tpa204	2		expsl/ viwicsl/ dubicsl/ dacrd/ LOW → ad<7:0> (INPUT DATA) ACTIVE	
Tpd204	2	250	expsl/ LOW → ad<7:0> (INPUT DATA) (ISA) romenN (for expslN) (LOW) → extd<7:0> (VALID) (read) (PCI)	
	2	90	viwicsl/ dubicsl/ dacrd/ LOW → ad<7:0> (INPUT DATA) (ISA) dacrdN, romenN (for viwicslN, dubicslN) (LOW) → extd<7:0> (VALID) (read) (PCI)	
Tpz204	2	40	expsl/ HIGH → ad<7:0> (INPUT DATA) TRISTATE (ISA) romenN (for expslN) (HIGH) → extd<7:0> (TRISTATE) (read) (PCI)	
	2	25	viwicsl/ dubicsl/ dacrd/ HIGH → ad<7:0> (INPUT DATA) TRISTATE (ISA) dacrdN, romenN (for viwicslN, dubicslN) (HIGH) → extd<7:0> (TRISTATE) (read) (PCI)	
Tpd205		10*gclk-50 150	romen/ LOW → ad<7:0> (DATA)	(3)
Tpa205	2		romen/ LOW → ad<7:0> (DATA) ACTIVE	
Tpz205	2	4*gclk- 10 60	romen/ HIGH → ad<7:0> (DATA) TRISTATE	(3)
Tpd206		10*gclk-50 0 150	ad<15:0> (OUTPUT ADDR) → ad<7:0> (DATA)	(3)
Tsu207	115		hdataen/ LOW → expsl/ HIGH	
	65		hdataen/ LOW → viwicsl/ dubicsl/ dacwr/ HIGH	
Th207	15		hdataen/ LOW (HOLD) → viwicsl/ dubicsl/ dacwr/ expsl/ HIGH	
Ta208	6		extalen(HIGH) ACTIVE	

Ref.	Min (ns)	Max (ns)	Comments	Notes
Tsu209	2		extd<7:0> → extalen (LOW)	
Th209	3		extd<7:0> (HOLD) → extalen (LOW)	
Tdelm2 10	6.30		extalen (LOW) → romenN (LOW)	
Tdelm2 11	4.80		romenN (HIGH) → extalen (HIGH)	
Tpd2 12	0	200	exta<6:0> → extd<7:0> (DATA)	
Tpd2 13	0	75	romenN (LOW) → extd<7:0> (DATA)	
Tpam2 13	0		romenN (LOW) → extd<7:0> (ACTIVE)	
Tpz2 13	0	60	romenN (HIGH) → extd<7:0> (TRISTATE)	
Tpd214	0	200	extalen (LOW) → extd<7:0> (DATA)	
Tsu215	6.80		extalen (HIGH) → romenN (LOW) when NOT BIOSROM	
Th215	5.30		extalen (HIGH HOLD) → romenN (HIGH) when NOT BIOSROM	
Tsu216	6.80		exta<3:2> → romenN (LOW) when NOT BIOSROM	
Th216	5.30		exta<3:2> (HOLD) → romenN (HIGH) when NOT BIOSROM	

Table A-13: External Device Parameter List

Notes:

- (1) Write cycle.
- (2) Read cycle.
- (3) Choose the lesser of the two values listed.

A.2.3.3 Power Graphic Mode VRAM Interface Timing

The MGA Power Graphic Mode VRAM interface timing diagrams and parameter lists are found on the pages which follow. This timing data is based on 80 ns VRAMs, with the MCTLWTST register programmed to C4001010h.




Figure A-8: BRQ Back Timing

<i>Name</i>	<i>Min. (ns)</i>	<i>Max.</i>
tBRQ	5	23
tBACK	5	25
SU BRQ	0	
HDBRQ	4	

Table A-14: BRQ Back Timing Parameter List




Figure A-9: Data Transfer Cycle Waveform

<i>Name</i>	<i>Min. (ns)</i>	<i>Max.</i>	<i>Comments</i>
t _{gclk}	16.67		GCLK period
t _{AR}	41		Column address hold time after RAS/ low
t _{ASC}	12		Address setup time before CAS/ low
t _{ASR}	16		Address setup time before RAS/ low
t _{CAH}	13		Address hold time after CAS/ low
t _{CAL}	26		Column address to CAS/ high
t _{CAS}	15		CAS/ pulse width
t _{CRP}	19		CAS/ high before RAS/ low precharge time
t _{FHR}	112		DSF hold time after RAS/ low (CAS/ one - block write)
t _{FSR}	15		DSF setup time before RAS/ low
t _{OFF}	0	100	Output buffer turn-off delay from CAS/
t _{RAL}	34		Column address to RAS/ high
t _{RAS}	79		RAS/ pulse width
t _{RC}	131		Random read cycle time
t _{RCD}	60		RAS/ low to CAS/ low delay time
t _{RP}	50		RAS/ precharge time
t _{RSH}	20		RAS/ hold time after CAS/
t _{RWH}	40		Write hold after RAS/ low
t _{TLH}	41		DT/ hold time after RAS/ low
t _{TLS}	16		DT/ setup time before RAS/ low
t _{WSR}	19		Write setup to RAS/ low

Table A-15: Data Transfer Cycle Parameter List




Figure A-10: Hyper Page Read Cycle Waveform

<i>Name</i>	<i>Min. (ns)</i>	<i>Max.</i>	<i>Comments</i>
Tgclk	16.67		GCLK period
HD_DQ	4		DQ hold after GCLK
SU_DQ	0		DQ setup time before GCLK
tAR	74		Column address hold time after RAS/ low
tASC	12		Address setup time before CAS/ low
tASR	16		Address setup time before RAS/ low
tCAA	0	31	Access time from column address
tCAC	0	16	Access time from CAS/
tCAH	13		Address hold time after CAS/ low
tCAL	26		Column address to CAS/ high
tCAP	0	33	Access time from CAS/ precharge
tCFH	49		DSF hold time after CAS/ low
tCP	14		CAS/ precharge time (fast page mode)
tCPN	81		CAS/ precharge time (not fast page mode)
tCRP	69		CAS/ high before RAS/ low precharge time
tCSH	74		CAS/ hold time after RAS/
tDHC	0	16	Data hold time (to CAS/)
tDOEL	15		Delay time data to OE/ low
tFSC	77		DSF setup time before CAS/ low
tFSR	15		DSF setup time before RAS/ low
tHCAS	15		Hyper Page mode CAS/ pulse width
tHPC	33		Hyper Page mode cycle time
tOEA	0	63	Access time from OE/
tOECH	59		CAS/ hold from OE/ low
tOEZ	0	15	Output buffer turn-off delay from OE/
tOFF	0	33	Output buffer turn-off delay from CAS/
tOFR	0	13	Output disable time from RAS/ high (Hyper Page mode)
tRAC	0	79	Access time from RAS/
tRAD	47		RAS/ low to column address delay time
tRAH	41		Address hold time after RAS/ low
tRAL	47		Column address to RAS/ high
tRASP	95		RAS/ pulse width (fast page mode)
tRC	147		Random read cycle time
tRCD	60		RAS/ low to CAS/ low delay time
tRCH	30		Read command hold time after CAS/ high
tRCS	83		Read command setup time before CAS/ low
tRFH	111		DSF hold time after RAS/ low
tRP	50		RAS/ precharge time
tRRH	10		Read command hold time referenced to RAS/
tRSH	32		RAS/ hold time after CAS/
tTLH	10		DT/ hold time after RAS/ low
tTLS	17		DT/ setup time before RAS/ low
tWEZ	0	1	Output disable time from WT/ low (Hyper Page mode)
tWPZ	12		Write command pulse width
tWSR	21		Write setup to RAS/ low

Table A-16: Hyper Page Read Cycle Parameter List




Figure A-11: Page Read Cycle waveform

<i>Name</i>	<i>Min (ns)</i>	<i>Max</i>	<i>Comments</i>
Tgclk	16.67		GCLK period
HD_DQ	4		DQ hold after GCLK
SU_DQ	0		DQ setup time before GCLK
tAR	91		Column address hold time after RAS/ low
tASC	12		Address setup time before CAS/ low
tASR	16		Address setup time before RAS/ low
tCAA	0	31	Access time from column address
tCAC	0	16	Access time from CAS/
tCAH	13		Address hold time after CAS/ low
tCAL	43		Column address to CAS/ high
tCAP	0	33	Access time from CAS/ precharge
tCAS	28		CAS/ pulse width
tCFH	32		DSF hold time after CAS/ low
tCP	14		CAS/ precharge time (fast page mode)
tCPN	81		CAS/ precharge time (not fast page mode)
tCRP	52		CAS/ high before RAS/ low precharge time
tCSH	91		CAS/ hold time after RAS/
tDOEL	29		Delay time data to OE/ low
tFHR	145		DSF hold time after RAS/ low (CAS/ one - Block Write)
tFSC	77		DSF setup time before CAS/ low
tFSR	15		DSF setup time before RAS/ low
tOEA	0	30	Access time from OE/
tOEZ	0	14	Output buffer turn-off delay from OE/
tOFF	0	14	Output buffer turn-off delay from CAS/
tPC	50		Fast page mode cycle time
tRAC	0	78	Access time from RAS/
tRAD	47		RAS/ low to column address delay time
tRAH	41		Address hold time after RAS/ low
tRAL	47		Column address to RAS/ high
tRASP	95		RAS/ pulse width (fast page mode)
tRC	147		Random read cycle time
tRCD	60		RAS/ low to CAS/ low delay time
tRCH	30		Read command hold time after CAS/ high
tRCS	16		Read command setup time before CAS/ low
tRFH	95		DSF hold time after RAS/ low
tRHCP	50		RAS/ hold time from CAS/ precharge (Fast Page Mode)
tROH	47		RAS/ hold time referenced to OE/
tRP	50		RAS/ precharge time
tRRH	26		Read command hold time referenced to RAS/
tRSH	32		RAS/ hold time after CAS/
tTLH	43		DT/ hold time after RAS/ low
tTLS	17		DT/ setup time before RAS/ low
tWSR	18		Write setup to RAS/ low

Table A-17: Page Read Cycle Parameter List




Figure A-12: Page Write Cycle Waveform

<i>Name</i>	<i>Min (ns)</i>	<i>Comments</i>
Tgclk	16.67	GCLK period
tAR	74	Column address hold time after RAS/ low
tASC	12	Address setup time before CAS/ low
tASR	16	Address setup time before RAS/ low
tCAH	13	Address hold time after CAS/ low
tCAL	26	Column address to CAS/ high
tCAS	15	CAS/ pulse width
tCFH	16	DSF hold time after CAS/ low
tCP	14	CAS/ precharge time (fast page mode)
tCPN	81	CAS/ precharge time (not fast page mode)
tCRP	52	CAS/ high before RAS/ low precharge time
tCSH	74	CAS/ hold time after RAS/
tCWL	16	Write command to CAS/ lead time
tDHC	13	Data hold time (to CAS/)
tDHR	74	Data hold time after RAS/ low
tDHW	13	Data hold time (to WT/)
tDSC	3	Data setup to CAS/
tDSW	1	Data setup to WT/
tFHR	79	DSF hold time after RAS/ low (CAS/ one - Block Write)
tFSC	12	DSF setup time before CAS/ low
tFSR	15	DSF setup time before RAS/ low
tMCH	9	Masked write hold time referenced to CAS/
tMCS	16	Masked write setup time
tMH	40	Write mask hold time after RAS/ low
tMRH	9	Masked write hold time referenced to RAS/
tMS	0	Write mask setup time before RAS/ low
tOEH	20	OE/ high hold time after WT/ low (OE/ controlled write)
tPC	33	Fast page mode cycle time
tRAD	47	RAS/ low to column address delay time
tRAH	41	Address hold time after RAS/ low
tRAL	34	Column address to RAS/ high
tRASP	78	RAS/ pulse width (fast page mode)
tRC	130	Random read cycle time
tRCD	60	RAS/ low to CAS/ low delay time
tRCH	13	Read command hold time after CAS/ high
tRCS	16	Read command setup time before CAS/ low
tRFH	45	DSF hold time after RAS/ low
tRP	50	RAS/ precharge time
tRSH	20	RAS/ hold time after CAS/
tRWH	40	Write hold after RAS/ low
tRWL	18	Write command to RAS/ lead time
tTDD	60	OE/ high to data low impedance delay time
tTLH	76	DT/ hold time after RAS/ low
tTLS	17	DT/ setup time before RAS/ low
tWCH	14	Write command hold time after CAS/ low
tWCS	0	Write command setup time before CAS/ low
tWP	15	Write command pulse width
tWSR	19	Write setup to RAS/ low

Table A-18: Page Write Cycle Parameter List




Figure A-13: Refresh Cycle Waveform

<i>Name</i>	<i>Min (ns)</i>	<i>Max</i>	<i>Comments</i>
Tgclk	16.67		GCLK period
tCHR	71		CAS/ low after RAS/ low hold time (CAS/ before RAS/ refresh)
tCRP	52		CAS/ high before RAS/ low precharge time
tCSR	18		CAS/ low to RAS/ low setup time (CAS/ before RAS/ refresh)
tFHR	95		DSF hold time after RAS/ low (CAS/ one - Block Write)
tFSR	15		DSF setup time before RAS/ low
tOEZ	0	130	Output buffer turn-off delay from OE/
tOFF	0	130	Output buffer turn-off delay from CAS/
tRAS	79		RAS/ pulse width
tRC	131		Random read cycle time
tRCP	44		RAS/ high to CAS/ low precharge (CAS/ before RAS/ refresh)
tRP	50		RAS/ precharge time
tRST	108		Split transfer hold time referenced to RAS/
tRWH	106		Write hold after RAS/ low
tSTS	27		QSF to RAS/ low delay time
tTLS	67		DT/ setup time before RAS/ low
tWSR	19		Write setup to RAS/ low

Table A-19: Refresh Cycle Parameter List

<i>Name</i>	<i>Min (ns)</i>	<i>Max</i>	<i>Comments</i>
tASR	16		Address setup time before RAS/ low
tCAA	0	31	Access time from column address
tCAC	0	16	Access time from CAS/
tCAH	13		Address hold time after CAS/ low
tCAL	26		Column Address to CAS/ high
tCAS	15		CAS/ pulse width
tCFH	49		DSF hold time after CAS/ low
tCP	14		CAS/ precharge time (fast page mode)
tCPN	81		CAS/ precharge time (not fast page mode)
tCRP	19		CAS/ high before RAS/ low precharge time
tCSH	91		CAS/ hold time after RAS/
tCWL	16		Write command to CAS/ lead time
tDHC	13		Data hold time (to CAS/)
tDHR	156		Data hold time after RAS/ Low
tDHW	13		Data hold time (to WT/)
tDSC	0		Data setup to CAS/
tDSW	0		Data setup to WT/
tFSR	31		DSF setup time before RAS/ low
tMCH	30		Masked write hold time referenced to CAS/
tMCS	99		Masked write setup time
tMH	10		Write mask hold time after RAS/ low
tMRH	26		Masked write hold time referenced to RAS/
tMS	0		Write mask setup time before RAS/ low
tODS	46		Output disable setup time
tOEA	0	14	Access time from OE/
tOEH	31		OE/ high hold time after WT/ low (OE/ controlled write)
tOEZ	0	15	Output buffer turn-off delay from OE/
tOFF	0	16	Output buffer turn-off delay from CAS/
tPC	50		Fast page mode cycle time
tRAC	0	79	Access time from RAS/
tRAD	47		RAS/ low to column address delay time
tRAH	41		Address hold time after RAS/ low
tRAL	34		Column address to RAS/ high
tRASP	162		RAS/ pulse width (fast page mode)
tRC	214		Random read cycle time
tRCD	60		RAS/ low to CAS/ low delay time
tRCH	30		Read command hold time after CAS/ high
tRCS	16		Read command setup time before CAS/ low
tRFH	195		DSF hold time after RAS/ low
tRP	50		RAS/ precharge time
tRSH	20		RAS/ hold time after CAS/
tRWH	40		Write hold after RAS/ low
tRWL	18		Write command to RAS/ lead time
tTDD	20		OE/ high to data low impedance delay time
tTLH	60		DT/ hold time after RAS/ low
tTLS	17		DT/ setup time before RAS/ low
tWCH	14		Write command hold time after CAS/ low
tWCS	0		Write command setup time before CAS/ low
tWP	15		Write command pulse width
tWSR	19		Write setup to RAS/ low

Table A-20: Page Read-Modify-Write Cycle Parameter List

<i>Name</i>	<i>Min (ns)</i>	<i>Max</i>	<i>Comments</i>
Tgclk	16.67		CLK period
HD_DQ	4		DQ hold after GCLK
SU_DQ	0		DQ setup time before GCLK
tAR	124		Column address hold time after RAS/ low
tASC	12		Address setup time before CAS/ low
tASR	16		Address setup time before RAS/ low
tCAA	0	31	Access time from column address
tCAC	0	16	Access time from CAS/
tCAH	13		Address hold time after CAS/ low
tCAS	15		CAS/ pulse width
tCFH	271		DSF hold time after CAS/ low
tCP	48		CAS/ precharge time (fast page mode)
tCPN	81		CAS/ precharge time (not fast page mode)
tCRP	19		CAS/ high before RAS/ low precharge time
tCSH	91		CAS/ hold time after RAS/
tCWL	16		Write command to CAS/ lead time
tDHC	13		Data hold time (to CAS/)
tDHR	124		Data hold time after RAS/ low
tDHW	13		Data hold time (to WT/)
tDSC	0		Data setup to CAS/
tDSW	0		Data setup to WT/
tFHR	450		DSF hold time after RAS/ low (CAS/ one - block write)
tFSC	77		DSF setup time before CAS/ low
tFSR	15		DSF setup time before RAS/ low
tMCH	13		Masked write hold time referenced to CAS/
tMCS	16		Masked write setup time
tMH	10		Write mask hold time after RAS/ low
tMRH	43		Masked write hold time referenced to RAS/
tMS	0		Write mask setup time before RAS/ low
tODS	46		Output disable setup time
tOEA	0	14	Access time from OE/
tOEZ	0	15	Output buffer turn-off delay from OE/
tOFF	0	16	Output buffer turn-off delay from CAS/
tPC	62		Fast page mode cycle time

(continued on the next page)

<i>Name</i>	<i>Min (ns)</i>	<i>Max</i>	<i>Comments</i>
tRAC	0	79	Access time from RAS/
tRAD	47		RAS/ low to column address delay time
tRAH	10		Address hold time after RAS/ low
tRAL	34		Column address to RAS/ high
tRASP	195		RAS/ pulse width (fast page mode)
tRC	247		Random read cycle time
tRCD	60		RAS/ low to CAS/ low delay time
tRCH	13		Read command hold time after CAS/ high
tRCS	16		Read command Setup time before CAS/ low
tRFH	463		DSF hold time after RAS/ low
tROH	149		RAS/ hold time referenced to OE/
tRP	50		RAS/ precharge time
tRSH	20		RAS/ hold time after CAS/
tRWH	10		Write hold after RAS/ low
tRWL	18		Write command to RAS/ lead time
tTLH	27		DT/ hold time after RAS/ low
tTLS	17		DT/ setup time before RAS/ low
tWCH	14		Write command hold time after CAS/ low
tWCS	0		Write command setup time before CAS/ low
tWP	15		Write command pulse width
tWSR	18		Write setup to RAS/ low

Table A-21: Page ZI Cycle Parameter List

A.2.3.4 VGA Mode VRAM Interface Timing

Notes:

- (1) In the tables which follow, t_s , t_h and t_l are the period of VIDCLK, VIDCLK high pulse width, and VIDCLK low pulse width, respectively.
- (2)
 - A = Standard Modes (CPU Writes),
High-resolution 256-Color Modes (CPU Writes during Blank) (4)
 - B = High-Resolution 256-Color Modes (CPU Writes) (4)
 - C = Low Frequency Sequence (Display Reads),
High-resolution 256-Color Mode (CPU Reads during Blank) (4)
 - D = Low Frequency Sequence (Catch Up Display Reads)
 - E = Low Frequency Sequence (CPU Reads)
 - F = High Frequency Sequence (Display Reads)
 - G = High Frequency Sequence (Catch Up Display Reads)
 - H = High Frequency Sequence (CPU Reads)
 - I = High-resolution 256-Color Mode (CPU Reads during Video) (4)
 - J = High resolution 256-Color Mode (Display Reads) (4)
- (3) The 'VRAM' column represents the timing that the VRAM must respect in order to support Super VGA modes.
- (4) For 1024 x 768 x 16 NI at 65 MHz, the pixel clock is divided by two, so high-resolution 256-color mode cycles have twice the number of clocks.
- (5) The WTN signals are high for at least one full cycle prior to the one indicated.
- (6) The WTN signals are high for at least one full cycle after the one indicated.




Figure A-16: Video Dynamic RAM Write Cycles

		<i>Mode (k2)</i>		<i>VRAM (3)</i>	
		<i>A</i>	<i>B</i>	<i>Min</i>	<i>Max</i>
tv1	Row address setup time to RASN low	$2t_s$	t_s+t_h	0	-
tv2	Row address hold time from RASN low	t_s	t_l	10	-
tv3	Column address setup time to CASN low	t_h	t_h	0	-
tv4	Column address hold time from CASN low	t_s	t_l	15	-
tv5	RASN low duration	$5t_s$	$3t_s$	80	10000
tv6	RASN high duration	$3t_s$	t_l+2t_s	60	-
tv7	RASN to CASN low delay	t_s+t_h	t_s	20	-
tv8	CASN low duration	$5t_s$	$3t_s$	20	10000
tv9	Write data setup time to WTN low	t_l+4t_s	$4t_s+t_h$	0	-
tv10	Write data hold time from WTN low	$3t_s+t_h$	t_l+5t_s	20	-
tv11	WTN to RASN high lead time	$2t_s$	t_s	20	-
tv12	WTN low duration	$4t_s$	$2t_s$	20	-
tv13	Column address hold, referenced to RASN	$2t_s+t_h$	t_l+t_s	45	-
tv14	RASN hold time	t_l+3t_s	$2t_s$	20	-
tv15	CASN hold time	$6t_s+t_h$	$4t_s$	80	-
tv16	Column address to RASN lead time	$4t_s$	$2t_s+t_h$	40	-
tv17	CASN to RASN precharge	t_l+t_s	t_l+t_s	10	-
tv18	Random read/write cycle time	$8t_s$	t_l+5t_s	150	-
tv19	WTN to CASN lead time	$3t_s+t_h$	$2t_s$	20	-
tv20	OEN command hold time	$3t_s+t_h$	t_l+3t_s	20	-

Table A-22: Video Dynamic RAM Write Cycles




Figure A-17: Video Dynamic RAM Read Cycles

		Mode (1) (2)							VRAM (3)	
		C	D	E	F	G	H	I	Min	Max
tv1	Row address setup time to RASN low	$2t_s$	$2t_s$	$2t_s$	t_s	$2t_s$	$2t_s$	t_s+t_h	0	-
tv2	Row address hold time from RASN low	t_s	t_s	t_s	t_s	t_s	t_s	t_l	10	-
tv3	CASN setup time to CASN low	t_h	t_h	t_h	t_h	t_h	t_h	t_h	0	-
tv4	CASN hold time from CASN low	t_s	t_s	t_s	t_s	t_s	t_s	t_l	15	-
tv5	RASN low duration	$3t_s$	$3t_s$	$5t_s$	$4t_s$	$4t_s$	$5t_s$	$3t_s$	80	10000
tv6	RASN high duration	$5t_s$	$3t_s$	$3t_s$	$4t_s$	$3t_s$	$3t_s$	t_l+2t_s	60	-
tv7	RASN to CASN low delay	t_s+t_h	t_s+t_h	t_s+t_h	t_s+t_h	t_s+t_h	t_s+t_h	t_s	20	-
tv8	CASN low duration	$3t_s$	$3t_s$	$5t_s$	$4t_s$	$3t_s$	$5t_s$	$3t_s$	20	10000
tv13	Column address hold referenced to RASN	$2t_s+t_h$	$2t_s+t_h$	$2t_s+t_h$	$2t_s+t_h$	$2t_s+t_h$	$2t_s+t_h$	t_l+t_s	45	-
tv14	RASN hold time	t_l+t_s	t_l+t_s	t_l+3t_s	t_l+2t_s	t_l+t_s	t_l+3t_s	$2t_s$	20	-
tv15	CASN hold time	$4t_s+t_h$	$4t_s+t_h$	$6t_s+t_h$	$5t_s+t_h$	$5t_s+t_h$	$6t_s+t_h$	$4t_s$	80	-
tv16	Column address to RASN lead time	$2t_s$	$2t_s$	$4t_s$	$3t_s$	$3t_s$	$4t_s$	$2t_s+t_h$	40	-
tv17	CASN to RASN precharge	$3t_s+t_l$	t_s+t_l	t_l+t_s	t_l+2t_s	t_l+t_s	t_l+t_s	t_l+t_s	10	-
tv18	Random read/write cycle time	$8t_s$	$6t_s$	$8t_s$	$8t_s$	$7t_s$	$8t_s$	t_l+5t_s	150	-
tv21	Access time from RASN								80	-
tv22	Access time from column address								40	-
tv23	DRAM access time from CASN low									20
tv24	OEN to DRAM data output delay									20
tv25	Output buffer turn off time from CASN								-	20
tv26	Output buffer turn off time from OEN									20
tv27	RASN hold time referenced to OEN	t_l	t_l	t_l+2t_s	t_l+t_s	t_l+t_s	t_l+2t_s	t_s+t_h	20	-
tv28	Row command setup	(5)	$2t_s+2t_h$	(5)	(5)	$3t_s+t_h$	(5)	(5)	0	-
tv29	Read command hold time referenced to RASN	(6)	$6t_s$	(6)	$6t_s$	$6t_s$	(6)	(6)	10	-
tv30	Read command hold time	(6)	t_l+4t_s	(6)	t_l+4t_s	t_l+4t_s	(6)	(6)	0	-

Table A-23: Video Dynamic RAM Read Cycles




Figure A-18: Video Dynamic RAM Page Read Cycles

		<i>MMode (1) (2)</i>	<i>VRAM (3)</i>	
		<i>J</i>	<i>Min</i>	<i>Max</i>
tv1	Row address setup time to RASN low	$2t_s$	0	
tv2	Row address hold time from RASN low	t_h	10	
tv3	Column address setup time to CASN low	t_s	0	–
tv4	Column address hold time from CASN low	t_j+t_s	15	–
tv5	RASN low duration	$24t_s$	80	10000
tv6	RASN high duration	$2t_s+t_h$	60	
tv7	RASN to CASN low delay	t_s+t_h	20	
tv8	CASN low duration	t_j+t_s	20	10000
tv13	Column address hold referenced to RASN	$3t_s$	45	
tv14	RASN hold time	t_j+t_s	20	–
tv15	CASN hold time	$3t_s$	80	–
tv16	Column address to RASN lead time	$3t_s$	40	–
tv17	CASN to RASN precharge	$2t_s+t_h$	10	–
tv18	Random read/write cycle time	$26t_s+t_h$	150	–
tv21	Access time from RASN		80	
tv22	Access time from column address		40	–
tv23	DRAM access time from CASN low		20	–
tv24	OEN to DRAM data output delay		20	–
tv25	Output buffer turn off time from CASN		–	20
tv26	Output buffer turn off time from OEN			20
tv27	RASN hold time referenced to OEN	$0t_s$	20	–
tv28	Row command setup	$3t_s$	0	–
tv29	Read command hold time referenced to RASN	$4t_s+t_h$	10	–
tv30	Read command hold time	$4t_s+t_h$	0	I-
tv31	CASN high duration	t_s+t_h	10	–
tv32	Fast page mode cycle	$3t_s$	50	–

Table A-24: Video Dynamic RAM Page Read Cycles

A.2.3.5 Video Interface Timing




Figure A-19: Video Timing (No DUBIC Mode)




Figure A-20: Power Graphic Video Timing (DUBIC Mode)




Figure A-21: VGA Mode (Normal) Video Timing




Figure A-22: VGA Mode (Slave) Video Timing

❖ Note: In Figures A-21 and A-22, the signal names correspond to the No DUBIC mode signals. See Table A-25 for the No DUBIC mode signal names.

<i>Name</i>	<i>Min. (ns)</i>	<i>Max.</i>	<i>Comment</i>
Td1	6		vidclk HIGH
Td2	6		vidclk LOW
Td3a	15		vidclk cycle (VGA Normal)
Td3b	66		vidclk cycle (VGA Slave)
Tp3c	40		vidclk cycle (Power Graphic mode)
Td4a	2	58	vidclk → blank/, vsync/, hsync/ (VGA Slave) (No DUBIC mode) vidclk → vidinf<2:0> (VGA Slave) (DUBIC mode)
Td4b	2	30	vidclk → vidinf<3:0> (Power Graphic mode)
Td5	2	58	vidclk → vga<6:0>, va<11> (VGA Slave) (No DUBIC mode) vidclk → vga<3:0>, oe<4:2>/, va<11> (VGA Slave) (DUBIC mode)
Td6a	5		vidrst/ → vidclk (VGA Slave)
Td6b	5		vidrst/ → vidclk (Power Graphic mode)
Td7a	30		vidrst/ HOLD → vidclk (VGA Slave)
Td7b	20		vidrst/ HOLD → vidclk (Power Graphic mode)
Td8	6		ldclk HIGH (No DUBIC mode) vidinf<3> HIGH (DUBIC mode)
Td9	6		ldclk LOW (No DUBIC mode) vidinf<3> LOW (DUBIC mode)
Td10	15		ldclk cycle (VGA) (No DUBIC mode) vidinf<3> cycle (VGA) (DUBIC mode)
Td11	0.4	7	ldclk → vsync/, hsync/ (VGA) (No DUBIC mode) vidinf<3> → vidinf<1:0> (VGA) (DUBIC mode)
Td12	-4	1	ldclk → blank/ (VGA) (No DUBIC mode) vidinf<3> → vidinf<2> (VGA) (DUBIC mode)
Td13a	-4	2	ldclk → vga<5:0> (VGA) (No DUBIC mode) vidinf<3> → vga<3:0>, oe<4:3>/ (VGA) (DUBIC mode)
Td13b	-6	4	ldclk → vga<6>, va<11> (VGA) (No DUBIC mode) vidinf<3> → oe<2>/, va<11> (VGA) (DUBIC mode)
Tvpd1		10	vidclk → ldclk
Tlpd2	0	7	ldclk → sc<1:0>
Tlpd3	2	8	ldclk → smuxsl (1)
Tlpd4	1.5	7.5	ldclk → cde, blankN, even (1)
Tlpd5	1.5	7.5	ldclk → h[v]sync (1)
Tlpd6	0	4	ldclk ==> soeN<1:0>
Tvpd7	3	19	vidclk → h[v]sync, cde, blankN, even

Table A-25: Video Interface Timing Parameter List


(1) External resistance capacitor (RC) network must be added to respect most RAMDAC hold time constraints (3 ns).

Note:

SOEN<0> and SOEN<1> are both inactive for at least 1 ldclk cycle when switching between banks when NODUBIC = '01'.

A.3 Mechanical Specification


ATHENA PQFP 240-Pin (Plastic Quad Flat Pack) Square/Gull Wing




LEGEND: Maximum Inches (millimeters)
Minimum Inches (millimeters)

Figure A-23: ATHENA Mechanical Drawing

Detail A



Detail B



LEGEND: Maximum Inches (millimeters)
Minimum Inches (millimeters)

Notes:

1. Co-planarity of all leads shall be within 0.1 mm (0.004 in.). This is the difference between the highest and lowest lead with seating plane -C- as reference,
2. Lead pitch determined at datum -D-.

Figure A-24: ATHENA Mechanical Drawing (Details)

Appendix B: Customer Support

This appendix provides instructions on how to contact Matrox Customer support.

B.1 Customer Support

- If you have a problem or question that isn't explained in this manual, you can contact the Customer Support Group at Matrox. Our phone numbers are:

- Outside the U.S. and Canada: (514) **685-2630**
- FAX: (514) **685-2853**

- You may address your technical support questions via electronic mail by posting a message to:

GRAPH_TS@MATROX.COM

- You may also write to us at the following address:

Matrox Graphics Inc.
Customer Support
1055 St. Regis Blvd.
Dorval, Quebec
Canada H9P 2T4

Power Graphic Mode Registers

ADRGEN	Address Generator	5-45	FCOL	Foreground color/Background	
AR0	Multi-purpose address register 0	5-26	Z value	5-20
AR1	Multi-purpose address register 1	5-27	FIFOSTATUS.....	BUS FIFO status register..	5-46
AR2	Multi-purpose address register 2	5-27	FXLEFT	X address register (left)	5-34
AR3	Multi-purpose address register 3	5-28	FXRIGHT	X address register (right)	5-35
AR4	Multi-purpose address register 4	5-28	HEADER	Header	5-6
AR5	Multi-purpose address register 5	5-29	ICLEAR	Interrupt Clear register..	5-48
AR6	Multi-purpose address register 6	5-29	IEN	Interrupt Enable register	5-48
BCOL	Background Color	5-20	INTCTRL.....	Interrupt Control	5-8
BYTACCDATA .	Byte Accumulator Data	5-45	INTSTS	Interrupt Status	5-49
CLASS	Class Code	5-6	LEN	Length	5-26
CONFIG.....	Configuration	5-52	MACCESS	Memory access register	5-15
CRTC_CTRL	CRTC Control	5-61	MCTLWTST	Memory control wait state..	5-16
CXLEFT.....	Clipper X minimum boundary..	5-33	OPMODE..	Operating mode	5-57
CXRIGHT	Clipper X maximum boundary	5-34	OPTION	Option	5-9
DEVCTRL	Device Control	5-5	PITCH	Memory pitch.....	5-30
DEVID	Device ID	5-4	PLNWT	Plane write mask	5-19
DR0	Data ALU register 0..	5-36	REV..	Revision	5-51
DR1	Data ALU register 1	5-36	ROMBASE	ROM Base Address	5-7
DR2	Data ALU register 2..	5-37	RST..	Reset	5-49
DR3	Data ALU register 3..	5-37	SGN	Sign	5-25
DR4	Data ALU register 4..	5-38	SHIFT..	Funnel shifter control..	5-24
DR5	Data ALU register 5..	5-38	SRC0,SRC1, SRC2, SRC3		
DR6	Data ALU register 6	5-39	Source register	5-21
DR7	Data ALU register 7	5-39	STATUS..	Status register..	5-47
DR8	Data ALU register 8..	5-40	TERMBASE	Terminator Base Address	5-7
DR9	Data ALU register 9..	5-40	TEST	Test	5-50
DR10	Data ALU register 10..	5-41	VRAMPAGE.....	VRAM Page	5-44
DR11	Data ALU register 11	5-41	XDST	X Destination address register..	5-35
DR12	Data ALU register 12..	5-42	XYEND	X Y end address	5-23
DR13	Data ALU register 13..	5-42	XYSTRT	X Y start address	5-22
DR14	Data ALU register 14..	5-43	YBOT..	Clipper Y maximum boundary	5-33
DR15	Data ALU register 15..	5-43	YDST	Y address register..	5-31
DST1-0.....	Destination in..	5-17	YDSTORG	Memory origin..	5-32
DWGCTL	Drawing control register..	5-10	YTOP	Clipper Y top boundary	5-32
			ZMSK..	Z mask control register	5-18

Power Graphic Mode Register Fields

200MHz<2>	5-53	dr8 <23:0>	5-40	revision<8:0>	5-6
abac<28>	5-13	dr9 <23:0>	5-40	rhcnt<19:16> R/W	5-59
above 1 meg<12> R/(W)	5-54	dr10 <23:0>	5-41	robitwren<8> RO	5-50
addrngdatac3 1: 0>	5-45	dr11 <23:0>	5-41	rombasec3 1: 15>	5-7
addrngstate<29:24>	5-46	dr12 <23:0>	5-42	romen<0>	5-7
afor<27>	5-13	dr13 <23:0>	5-42	scanleft<0>	5-25
alphadit<24>	5-12	dr14 <23:0>	5-43	sdxlcl>	5-25
alw <2>	5-61	dr15 <23:0>	5-43	sdxr<5>	5-25
ar0<17:0>	5-26	driverdy<8> RO	5-5 3	sdv <2>	5-25
arl <23:0>	5-27	dsti0<31:0>dsti1<63:32>	5-17	sdvdxl<0>	5-25
ar2<17:0>	5-27	dwgengsts<16>	5-47	sellinc3 1:29>	5-31
ar3<23:0>	5-28	expdev<16> R/W	5-55	softreset<0>	5-49
ar4<17:0>	5-28	fbc<3:2>	5-15	spage<26:24>	5-28
ar5<17:0>	5-29	fbm<23:20> R/W	5-59	speed<1:0>	5-9
ar6<17:0>	5-29	fifcnt<25:22>	5-24	srcreg<127:0>	5-21
athena idc3 1:7>	5-51	fifocount<5:0>	5-46	srcylin<23:0>	5-44
atype<5:4>	5-10	forcolc3 1:0>	5-20	stylelenc22: 16>	5-24
backcolc3 1:0>	5-20	funent <6:0>	5-24	termbasec3 1: 14>	5-7
backz<15:0>	5-20	funoffc2 1: 16>	5-24	testwren<9> RO	5-50
bempty<9>	5-46	fxleft<15:0>	5-34	tram <26>R/W	5-60
bferriclr<0>	5-48	fxright<15:0>	5-35	trans<23:20>	5-11
bferrien<0>	5-48	hbgr <27>	5-13	transc<30>	5-14
bferrists<0>	5-47	hcprs<28>	5-14	vendor<15:0>	5-4
bfull<8>	5-46	headerc23: 16>	5-6	vesafeat <8>	5-62
biosen<9> R/W	5-54	hrsten<6>	5-62	vgabank0<11> R/W	5-59
blockm<6>	5-11	hyperpg<25:24> R/W	5-59	vgaencl 0> R/W	5-54
bltmod<26:25>	5-12	interlace <4:3>	5-61	vgasnoop R/W<5>	5-5
bop<19:16>	5-11	intline R/W<7:0>	5-8	vgatest<0> R/(W)	5-50
byteaccaddrc22: 16>	5-46	intpin R<15:8>	5-8	videodelay<10,9,5>	5-61
byteaccdatac3 1:0>	5-45	iospace R/W<0>	5-5	vrsten <7>	5-62
byteflag<11:8>	5-47	isa<28> R/(W)	5-56	vsyncien<3>	5-48
chiprev<6:0>	5-5 1	iy<12:0>	5-30	vsyncsts<3>	5-47
class<31:9>	5-6	length cl 5:0>	5-26	waitcycle R<7>	5-5
configcl :0>R/W	5-52	levelirq cl 1> R/W	5-54	xdst<15:0>	5-35
crtcbpp<1:0>	5-61	linear<7>	5-1 1	x_end<15:0>	5-23
cxleft 12:0>	5-33	mapsel<26:24> W(W)	5-5 5	x_off<3:0>	5-24
cxright<12:0>	5-34	mctlwtst<31:0>	5-16	x_start<15:0>	5-22
cybot<26:0>	5-33	memspace R/W <1>	5-5	ydst<23:0>	5-3 1
cytop<26:0>	5-32	misc<3>R/W	5-53	ydstorg<26:0>	5-32
device<3 1:16>	5-4	mouseen<8> R/W	5-58	ylin cl 5>	5-30
devseltim R<26:25>	5-5	mousemap<9> R/W	5-5 8	y_end<3 1:16>	5-23
dmaact<1> R/W	5-57	newy<24>	5-3 1	y-off <6:4>	5-24
dmamod<3:2> R/W	5-57	nowait<4> R/W	5-57	y_start<3 1:16>	5-22
dmatciclr 1>	5-48	opcod<3:0>	5-10	zcol<3:0>	5-18
dmatcienc 1>	5-48	pattern<29>	5-14	zcolblk <9>	5-18
dmatcistsc 1>	5-47	pci<27> R/(W)	5-55	zdrwen<25>	5-12
dr0<3 1:0>	5-36	pickiclr<2>	5-48	zlte<26>	5-13
dr1<3 1:0>	5-36	pickien<2>	5-48	zten<8>	5-18
dr2<3 1:0>	5-37	pickists<2>	5-47		
dr3<3 1:0>	5-37	plnwrmsk <31:0>	5-19		
dr4 <23:0>	5-38	plnzmsk<7:4>	5-18		
dr5 <23:0>	5-38	pseudodma<0> R/W	5-5 7		
dr6 <23:0>	5-39	pwidth<1:0>	5-15		
dr7 <23:0>	5-39	ramtest<1> R/(W)	5-50		

VGA Mode Registers, Part 1

32K Video RAM Page Select	(Auxiliary Registers).....	5-1 16
Address	(Sequencer Registers)	5-89
Address	(Attributes Controller Registers)	5-82
Address	(Graphics Controller Registers)	5-94
Attributes Address.....	(CRT Controller Register).....	5-77
Attributes Address/Data Select.....	(CRT Controller Register).....	5-76
Auxiliary Index.....	(Auxiliary Registers)	5-104
Auxiliary Input Register 1	(Auxiliary Registers).....	5- 113
Auxiliary Input Register 2	(Auxiliary Registers)	5-114
Bit Mask.....	(Graphics Controller Registers)	5-99
Character Map Select.....	(Sequencer Registers)	5-91
Clocking Mode	(Sequencer Registers)	5-90
Color Compare.....	(Graphics Controller Registers).....	5-95
Color Don't Care	(Graphics Controller Registers).....	5-99
Color Plane Enable	(Attributes Controller Registers)	5-85
Color Select.....	(CGA Registers).....	5-101
Color Select.....	(Attributes Controller Registers)	5-86
Configuration	(Hercules Registers).....	5-8 1
CPU Latch Read	(CRT Controller Registers).....	5-76
CPU Page Select	(Auxiliary Registers)	5-114
CRTC Address	(CRT Controller Register).....	5-63
CRTC Extended Address	(Auxiliary Registers).....	5-115
CRTC FIFO Read	(Auxiliary Registers).....	5-113
Cursor End	(CRT Controller Registers)	5-68
Cursor Position High	(CRT Controller Registers).....	5-69
Cursor Position Low	(CRT Controller Registers)	5-70
Cursor Start	(CRT Controller Registers)	5-68
DAC Status	(VGA/Miscellaneous).....	5-93
Data Rotate.....	(Graphics Controller Registers)	5-96
Emulation Control	(Auxiliary Registers).....	5- 108
Enable Set/Reset	(Graphics Controller Registers)	5-95
Extended Function	(Auxiliary Registers).....	5-106
Feature Control	(VGA/EGA/Misc Registers).....	5-1 03
General Storage	(Auxiliary Registers).....	5-1 11
Graphics Controller CPU Data Latch, Map 0	(CRT Controller Registers).....	5-77
Graphics Controller CPU Data Latch, Map 1	(CRT Controller Registers).....	5-77
Graphics Controller CPU Data Latch, Map 2	(CRT Controller Registers).....	5-78
Graphics Controller CPU Data Latch, Map 3	(CRT Controller Registers).....	5-78
Horizontal Blanking End	(CRT Controller Registers).....	5-64
Horizontal Blanking Start.....	(CRT Controller Registers).....	5-64
Horizontal Display Enable End	(CRT Controller Registers)	5-63
Horizontal Panning.....	(Attributes Controller Registers)	5-85
Horizontal Retrace End.....	(CRT Controller Registers).....	5-65
Horizontal Retrace Start	(CRT Controller Registers).....	5-65
Horizontal Total	(CRT Controller Registers)	5-63
Input Status Register 0.....	(VGA/EGA/Misc Registers).....	5-88
Input Status Register 1	(Misc Registers)	5-102
Interlace Support	(Auxiliary Registers).....	5- 116
Light Pen Clear.....	(Misc Registers)	5-103

VGA Mode Registers, Part2

Light Pen Clear	(Hercules Registers)	5-80
Light Pen Set	(Hercules Registers)	5-80
Light Pen Set..	(Misc Registers)	5-104
Line Compare	(CRT Controller Registers)	5-75
Maximum Scan Line..	(CRT Controller Registers)	5-67
Memory Mode	(Sequencer Registers)	5-92
Miscellaneous	(Graphics Controller Registers)	5-98
Miscellaneous Output	(Misc. Register)	5-87
Mode Control	(Attributes Controller Registers)	5-83
Mode Control	(Auxiliary Registers)	5-105
Mode Control	(Graphics Controller Registers)	5-97
Mode Control	(Hercules Registers)	5-79
Mode Control	(CRT Controller Registers)	5-74
Mode Control Port	(CGA Registers)	5-100
Offset	(CRT Controller Registers)	5-72
Overflow	(CRT Controller Registers)	5-66
Overscan Color	(Attributes Controller Registers)	5-84
Palette..	(Attributes Controller Registers)	5-82
Plane Mask	(Sequencer Registers)	5-91
Preset Row Scan	(CRT Controller Registers)	5-67
Read Plane Select	(Graphics Controller Registers)	5-96
Reset	(Sequencer Registers)	5-89
Set/Reset	(Graphics Controller Registers)	5-94
Start Address High	(CRT Controller Registers)	5-69
Start Address Low..	(CRT Controller Registers)	5-69
Trap Control	(Auxiliary Registers)	5-109
Trap Flag	(Auxiliary Registers)	5-112
Underline Location	(CRT Controller Registers)	5-72
Vertical Blanking End	(CRT Controller Registers)	5-73
Vertical Blanking Start..	(CRT Controller Registers)	5-73
Vertical Display Enable End	(CRT Controller Registers)	5-71
Vertical Retrace End..	(CRT Controller Registers)	5-71
Vertical Retrace Start	(CRT Controller Registers)	5-70
Vertical Sync Adjust	(Auxiliary Registers)	5-118
Vertical Total	(CRT Controller Registers)	5-66
Video Subsystem Access/Setup Enable	(Configuration)	5-118
Video Subsystem Enable	(Configuration)	5-119

Index

A

AC specifications A-16

access

- ATHENA to RAMDAC 6-6, 6-9
- restrictions (ISA configuration) 6-7
- type 5-10

address

- memory 5-2

address generator

- data 5-45
- state 5-46

address processing unit 2-2, 2-4

Address register 5-26 - 5-29

Address register (VGA) 5-82, 5-89, 5-94

ADRGEN register 5-45

alpha

- dithering and shading enable 5-12
- mode select (EGA only) 5-93

alternate palette 5-101

analog monitor disable 5-105

anti-aliasing

- background color select 5-13
- foreground color select 5-13

APU read/write command conversion 2-4

AR0 register 5-26

AR1 register 5-27

AR2 register 5-27

AR3 register 5-28

AR4 register 5-28

AR5 register 5-29

AR6 register 5-29

ATHENA

- design features 6-2
- identification 5-51
- sections 2-2
- slaving 6-25
- supported memory combinations 2-4
- VGA functions 2-2

ATHENA reset (VGA enabled) 5-119

ATHENA to RAMDAC access 6-6, 6-9

ATLAS

- register 'Category' 4-6
- register mapping 4-6

attributes

- address/data select 5-76
- controller register index 5-82
- drawing 3-12

- register 5-2

Attributes Address register 5-77

Attributes Address/Data Select register 5-76

automatic

- line wrap 5-61
- wait mechanism 5-58

auxiliary

- clock status 5-115
- dip switch 5-113
- window disable 5-116

Auxiliary Index register 5-104 - 5-105

Auxiliary Input Register 1 register 5-113

Auxiliary Input Register 2 register 5-114

auxiliary register index field 5-105

B

background

- color 5-20
- Z value 5-20

band width (EGA only) 5-90

BCOL register 5-20

BFIFO 5-46

BGR format 5-13

BIOS enable 5-54

Bit Mask register 5-99

BITBLT

- source 5-11

blank

- horizontal 5-64
- vertical 5-66 - 5-67, 5-73

blink/intensity select 5-83

blit mode selection 5-12

block mode 5-11

Boolean operation 5-11

boot

- Power Graphic mode 3-27
- VGA mode 3-26

bus

- interface 2-2
- sizing 6-6

Bus FIFO

- count 5-46
- empty flag 5-46
- error interrupt clear 5-48
- error interrupt enable 5-48
- error interrupt status 5-47
- full flag 5-46

BUSCLK clock select 5-106

BYTACCDATA register	5-45
byte	
flag	5-47
pan	5-67
byte accumulator	
address	5-46
data	5-45
byte/word mode select	5-74

C

CAS/ strobe	6-20
CGA	
hardware emulation disable	5-109
hardware palette disable	5-108
overscan disable	5-108
port 3D8h write	5-112
port 3D9h write	5-112
trap enable	5-110
CGA/Hercules blanking enable	5-108
chain 4	5-92
Character Map Select register	5-91 - 5-92
chip revision code	5-51
clear vertical interrupt	5-71
clipper X left boundary	5-33
clipper X right boundary	5-34
clipper Y bottom boundary	5-33
clipper Y top boundary	5-32
clock select	5-87
Clocking Mode register	5-90
Color Compare register	5-95
Color Don't Care register	5-99
Color Plane Enable register	5-85
color select	5-86
Color Select register	5-86, 5-101
Command FIFO	2-2
compatibility mode select	5-75
CONFIG register	5-52 - 5-56
configuration	
bits	5-52
bits, hard	3-30
bits, soft	3-30
bus	3-30
elements	3-26
information	3-30
Configuration register	5-81
configuration space	
PCI interface	4-2
connection	
external devices	6-6, 6-9
contacting Customer support	B-2

count	
by four	5-72
by two	5-74
counter value	5-118
CPU	
A 16 select	5-107
data	5-76 - 5-78
page select	5-114
CPU Latch Read register	5-76
CPU Page Select register	5-114
CRT controller address	5-87
CRTC	
14-bit address select	5-105
3BXh port write	5-112
3DXh port write	5-112
address	5-117
bits per pixel	5-61
cursor address	5-115
emulation FIFO	5-113
emulation trap enable	5-110
extended address enable	5-115
extended trap enable	5-110
interrupt	5-88
light pen read select	5-105
mode switch trap enable	5-110
offset register LSB	5-108
programming for Power Graphic mode	3-21
reset	5-74
select	5-106
start address	5-115
test enable	5-68
CRTC Address register	5-63
CRTC Control register	5-62
CRTC Extended Address register	5-115
CRTC FIFO	
overflow	5-105
CRTC FIFO	
not empty	5-104
CRTC FIFO Read register	5-113
CRTC_CTRL register	5-61
cursor	
address	5-69
address low	5-70
disable	5-68
end row scan	5-68
skew	5-68
start row scan	5-68
trap enable	5-109
Cursor End register	5-68
Cursor Position High register	5-69

Cursor Position Low register..	5-70
Cursor Start register.....	5-68
CXLEFT register	5-33
CXRIGHT register	5-34

D

DAC Status register	5-93
Data ALU register	5-36 - 5-43
data processing unit	2-2, 2-4
data rotate count	5-96
Data Rotate register	5-96
data write mask.....	5-99
DC specifications.....	A-12
destination in register	5-17
destination Y origin	5-32
devices mapped in I/O space	4-8
diagnostic	5-102
select	5-85
DIP switch latch enable	5-1 15
direct frame buffer access.....	3-10
display	
enable	5-79, 5-100, 5-103
modes	3-2
page 1	5-79
type inputs	5-114
display panel enable	5-106
DMA	3-13, 3-17
active	5-57
blit read	3-16
blit write	3-16
mode	5-57
read transfers	3-20
terminal count interrupt clear.....	5-48
terminal count interrupt enable.....	5-48
terminal count interrupt status	5-47
transfer initiation	3-18
vector write	3-14
dot clock rate	5-90
double buffer mode.....	3-9
double word select.....	5-72
DPU	2-4
DRO register.....	5-36
DR 1 register.....	5-36
DR2 register.....	5-37
DR3 register.....	5-37
DR4 register.....	5-38
DR5 register.....	5-38
DR6 register.....	5-39
DR7 register.....	5-39
DR8 register.....	5-40

DR9 register.....	5-40
DR10 register.....	5-41
DR11 register.....	5-41
DR12 register.....	5-42
DR 13 register.....	5-42
DR14 register.....	5-43
DR15 register.....	5-43
drawing	
attributes	3-12
operations	3-12
drawing engine	
operation.....	5-10
register initialization	3-12
status	5-47
drawing engine (DUBIC Mode)	
pins	A-8
drawing operation sequencing.....	2-4
drive channel ready.....	5-53
DST 1-O register	5-17
DT/OE strobe.....	6-20
DUBIC	
chip	1-4, 6-2
mode	6-10 - 6-11, 6-17
DUBIC mode	6-10, 6-17, A-8
DWGCTL register	5-10 - 5-14

E

electrical specification	A-12
Emulation Control register.....	5-108 - 5-109
enable	
graphics mode	5-81
page 1	5-81
plane 3 to 0 test	5-99
planes 3 to 0	5-85
set/reset plane 3 to 0.....	5-95
vertical interrupt	5-7 1
Enable Set/Reset register	5-95
endian format	5-13
expansion device	5-55
Extended Function register.....	5-106 - 5-107
extended page enable.....	5-107
extensions to Power Graphic mode.....	4-2
external device	
connection	6-6, 6-9
ISA interface pins	A-5
PCI interface pins	A-6
support	6-2

F

fbm (frame buffer mode)..... 3-4, 5-59, 6-10
FCOL register5-20
Feature Control register.....5-103
feature input 1 and 05-88
FIFO
 count5-24
 reset5-104
FIFOSTATUS register5-46
filled object X left coordinate..5-34
filled object X right coordinate5-35
FlexFont
 enable5-107
 option3-2
foreground color5-20
format
 BGR5-13
 endian5-13
 frame buffer.....2-4, 3-4
 RGB5-13
 Windows5-13
frame buffer
 configuration5-15
 formats2-4, 3-4
 mode5-59
function select5-96
funnel count value5-24
funnel shifter offset.....5-24
FXLEFT register5-34
FXRIGHT register.....5-35

G

general storage and test control5-111
General Storage register5-111
graphics
 mode select.....5-79, 5-84, 5-98
 select5-100
Graphics Controller CPU Data Latch, Map 0
register5-77
Graphics Controller CPU Data Latch, Map 1
register5-77
Graphics Controller CPU Data Latch, Map 2
register5-78
Graphics Controller CPU Data Latch, Map 3
register5-78
graphics controller register index.....5-94

H

handshake
 synchronous6-21
handshaking
 asynchronous or synchronous.....6-21
hardware
 interface6-2
 panning3-21
 zooming3-21
hardware memory configurations
 mapping3-4
Hercules
 hardware emulation disable5-109
 page 1 access enable5-109
 port 3B8h write5-112
 port 3BFh write5-112
 trap enable5-110
high resolution
 graphics5-100
 text5-100
horizontal
 displayed characters5-63
 pan count5-85
 scan direction (left/right)5-25
 skew bits5-64
 total5-63
 video reset enable5-62
horizontal blank
 end position5-64
 end position5-65
 start position5-64
Horizontal Blanking End register.....5-64
Horizontal Blanking Start register.....5-64
Horizontal Display Enable End register.....5-63
Horizontal Panning register.....5-85
horizontal retrace
 divide select5-74
 end position5-65
 polarity select5-87
 skew bits5-65
 start position5-65
Horizontal Retrace End register.....5-65
Horizontal Retrace Start register.....5-65
Horizontal Total register.....5-63
Host data Compressed5-14
host interface
 (ISA) pinsA-2

HR16 color	5-116
HR256 select	5-107
hyper page	5-59

Z

I/O space	4-8
ICLEAR register	5-48
IEN register	5-48
Input Status Register 0 register	5-88
Input Status Register 1 register.....	5-102 - 5-103
intensified palette	5-101
intensity, red, green, and blue select.....	5-101
interface	
ISA	2-2, 6-7
PC1	2-2
interlace	
enable	5-117
inversion	5-117
modes	3-21
Interlace Support register	5-116 - 5-117
IRQ disable	5-115
ISA	
bus identification	5-56
interface	2-2, 6-7
ISA configuration access restrictions	6-7

L

LEN register	5-26
level interrupt request	5-54
light pen	
latch	5-103
latch cleared	5-80, 5-103
latch set	5-80, 5-104
switch	5-102
Light Pen Clear register.....	5-80, 5-103
Light Pen Set register	5-80, 5-104
LINE	3-12
compare	5-66 - 5-67, 5-75
doubling enable	5-67
graphics enable.....	5-83
line address offset double words	5-72
Line Compare register	5-75
line style length.....	5-24
linear mode	5-11
linearization	5-31

M

MA 14/row scan select	5-75
MA 15/MA 13 select	5-74
MACCESS register	5-15
Map A select	5-91
Map B select	5-92
map select	5-55
mapped above 1 meg	5-54
Matrox	
address	B-2
Maximum Scan Line register	5-67
MCTLWTST register	5-16 - 5-17
mechanical specification	A-51
memory	
address	5-2, 5-75
banks	6-11
configuration	5-114
interleave	6-12
space	4-2
memory control wait state register.....	5-16, 6-13
timing	6-13
memory map select.....	5-98
Memory Mode register.....	5-92 - 5-93
MGA	
ATHENA chip	1-2
features	1-3
mi scellaneous	
bits	5-53
trap flag	5-105
Miscellaneous Output register.....	5-87
Miscellaneous register.....	5-98
mode	
display	3-2
DUBIC	6-10 - 6-11, 6-17
No DUBIC	6-10, 6-17
No MUX	6-22
Power Graphic	6-22, 6-24
mode control	5-106
Mode Control Port register.....	5-100
Mode Control register	
5-74 - 5-75, 5-79, 5-83 - 5-84, 5-97, 5-105 - 5-106	
mode switching	
Power Graphic mode to VGA mode....	3-28
VGA mode to Power Graphic mode....	3-27
monitor sense 0 (switch sense in	
EGA mode)	5-88
monitor sense input	5-113
monochrome select.....	5-100
monochrome/color select	5-84

mouse
 enable 5-58
 map 5-58

N

9/8 dot mode 5-90
 No DUBIC mode 3-23, 6-10, 6-17, A-7
 No Mux mode 6-22
 no wait 5-57

O

object opacity 5-11
 odd/even
 chain enable 5-98
 mode 5-93
 mode select 5-97
 page select 5-87
 Offset register 5-72
 operation code 5-10
 OPMODE register 5-57 - 5-60
 Overflow register 5-66
 overscan 3-24, 5-84
 Overscan Color register 5-84

P

page selection 3-2
 palette 5-82
 alternate 5-101
 enable 5-77, 5-82
 Palette register 5-82
 panel/CRT input 5-113
 patch RAM 6-13
 pattern X offset 5-24
 pattern Y offset 5-24
 Patterning enable 5-14
 PCI
 configuration space 4-2
 interface 2-2
 PD5/4 select 5-83
 pel
 panning compatibility 5-83
 width 5-83
 picking interrupt
 clear 5-48
 enable 5-48
 status 5-47
 pin compatibility 1-2

pins
 drawing engine (DUBIC Mode) A-8
 external device ISA interface A-5
 external device PCI interface A-6
 host interface (ISA) A-2
 video interface (DUBIC Mode) A-10
 PITCH register 5-30
 pixel
 slice 3-9
 width 5-15
 plane
 write mask 5-19
 Z mask 5-18
 plane 3, 2, 1 and 0 write enable 5-91
 Plane Mask register 5-91
 PLNWT register 5-19
 ports 3-3
 Power Graphic mode
 extensions 4-2
 map options 4-2
 supported hardware memory
 configurations 3-4
 video interface 6-22
 video interface (DUBIC Mode) 6-24
 video interface (No DUBIC Mode) 6-22
 power up 3-29
 Preset Row Scan register 5-67
 Pseudo DMA 3-13, 3-19, 5-57
 write transfer initiation 3-19 - 3-20

R

RAM
 patch 6-13
 test bit 5-50
 ZTAG 6-13
 RAMDAC access 6-6, 6-9
 RAS/ strobe 6-19
 read mode select 5-97
 read only bit write enable 5-50
 read plane select 5-96
 Read Plane Select register 5-96
 reference color 5-95
 refresh counter 5-59
 register
 attributes 5-2
 categories 4-6
 compatibility 3-2
 register 7-O protect 5-71
 releasing the bus 6-21

reset	
ATHENA (VGA enabled).....	5-119
field definitions.....	3-32 - 3-35
hard.....	3-29
soft.....	3-29
values.....	5-3
Reset register.....	5-89
REV register.....	5-51
revision code.....	5-114
RGB format.....	5-13
RST register.....	5-49

S

sample register description.....	5-2 - 5-3
screen off.....	5-90
select five refresh cycles.....	5-71
sequencer register index address.....	5-89
sequencer speed.....	5-105
sequential VRAM access.....	5-117
set/reset plane 3 to 0.....	5-94
Set/Reset register.....	5-94
SGN register.....	5-25
SHIFT register.....	5-24
shift register interleave mode.....	5-97
shift/load rate.....	5-90
sign	
(delta Y - delta X).....	5-25
delta X.....	5-25
delta Y.....	5-25
simultaneous write enable.....	5-107
soft reset.....	5-49
software support.....	1-2 - 1-3
source linear Y coordinate.....	5-44
Source register.....	5-21
space	
I/O.....	4-8
memory mapping.....	4-2
specifications	
AC.....	A-16
DC.....	A-12
electrical.....	A-12
mechanical.....	A-51
SRCO, SRC 1, SRC2, SRC3 register.....	5-21
Start Address High register.....	5-69
Start Address Low register.....	5-69
STATUS register.....	5-47
strobe	
CAS/.....	6-20
DT/OE.....	6-20
RAS/.....	6-19

write.....	6-20
support	
external device.....	6-2
synchronous reset.....	5-89

T

test	
enable.....	5-106
write enable.....	5-50
TEST register.....	5-50
text blink enable.....	5-79, 5-100
32K Video RAM Page Select register.....	5-116
3C2 extended port select.....	5-117
TITAN	
display emulation vs IBM adapters.....	3-3
drawing operation groups.....	3-12
translucidity.....	5-11
transparency color enabled.....	5-14
Trap Control register.....	5-109 - 5-110
Trap Flag register.....	5-112
trap flip-flop.....	5-104
Trapezoid.....	3-12
TTL monitor disable.....	5-105
256K memory size (EGA mode only).....	5-93, 5-97

U

Underline Location register.....	5-72
underline row scan.....	5-72

V

vector tags.....	3-14
vertical	
display end.....	5-66
displayed lines.....	5-71
total.....	5-66
video reset enable.....	5-62
vertical blank	
end position.....	5-73
start position.....	5-66 - 5-67, 5-73
Vertical Blanking End register.....	5-73
Vertical Blanking Start register.....	5-73
Vertical Display Enable End register.....	5-71

- vertical retrace
 - (VGA, EGA, or CGA mode) 5-102
 - end position 5-71
 - polarity select 5-87
 - start 5-66
 - start position 5-70
 - status (Hercules mode)..... 5-102
- Vertical Retrace End register..... 5-71
- Vertical Retrace Start register..... 5-70
- Vertical Sync Adjust register..... 5-118
- Vertical Total register..... 5-66
- VESA driver 5-62
- VGA
 - bank 0 5-59
 - display modes..... 3-2
 - enable 5-54
 - functions 2-2
 - I/O mapping 4-8 - 4-9
 - register mask 5-109
 - test bit 5-50
 - video interface 6-25
- VGA/EGA
 - CRTC register mask 5-108
 - port write 5-112
- video
 - clock 3-21
 - delay 5-61
 - disable (EGA only) 5-87
 - output status 5-102
 - parameters 3-21
 - RAM enable 5-87
 - refresh 6-21
- video interface 6-22
 - Power Graphic mode (DUBIC mode) . 6-24
 - Power Graphic mode (No DUBIC mode) 6-22
 - VGA mode 6-25
- video interface (DUBIC Mode)
 - pins A-10
- video subsystem
 - enable 5-118 - 5-119
 - setup 5-118
- Video Subsystem Access/Setup
 - Enable register 5-118
- Video Subsystem Enable register..... 5-119
- VRAM
 - bus sharing 6-21
 - interconnect 6-17
 - interface 6-10
 - interface timing (VGA)..... A-41
 - ports 2-4

- special function pin 6-21
- type 5-60
- VRAMPAGE register 5-44
- vsync
 - interrupt enable 5-48
 - status 5-47

W

- Windows format 5-13
- write mode select 5-97
- write strobe 6-20

X

- x
 - coordinate of the destination address... 5-35
 - ending coordinate 5-23
 - starting coordinate 5-22
- XDST register 5-35
- XYEND register 5-23
- XY STRT register 5-22

Y

- y
 - destination 5-31
 - ending coordinate 5-23
 - increment 5-30
 - linearization 5-30
 - starting coordinate 5-22
- YBOT register 5-33
- YDST register..... 5-31
- YDSTORG register 5-32
- YTOP register 5-32

Z

- Z
 - color 5-18
 - color select (block mode) 5-18
 - comparison enable 5-12
 - tag enable 5-18
 - written when less than or equal 5-13
- ZMSK register..... 5-18
- ZTAG RAM..... 6-12 - 6-13

Notes

Notes

Notes

Notes
