


16M DRAM

JAN., 1994



- KM41C16000A/AL/ALL/ASL
- KM44C4000A/AL/ALL/ASL
- KM44C4100A/AL/ALL/ASL
- KM48C2000A/AL/ALL/ASL
- KM48C2100A/AL/ALL/ASL
- KM41V16000A/AL/ALL/ASL
- KM44V4000A/AL/ALL/ASL
- KM44V4100A/AL/ALL/ASL
- KM48V2000A/AL/ALL/ASL
- KM48V2100A/AL/ALL/ASL

PRINTED IN KOREA

Circuit diagrams utilizing SAMSUNG products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of SAMSUNG or others. SAMSUNG reserves the right to change device specifications.

Certified ISO 9001



Certificate No. FM 24651

16M × 1 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

• Performance range:

	t _{RAC}	t _{CAC}	t _{RC}
KM41C16000A/AL/ALL/ASL-5	50ns	13ns	90ns
KM41C16000A/AL/ALL/ASL-6	60ns	15ns	110ns
KM41C16000A/AL/ALL/ASL-7	70ns	20ns	130ns
KM41C16000A/AL/ALL/ASL-8	80ns	20ns	150ns

- Fast Page Mode operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden Refresh capability
- Fast parallel test mode Capability
- TTL compatible inputs and outputs
- Common I/O using Early Write
- Double+5.0V ± 10% power supply
- 4096 cycles/64ms refresh
- 4096 cycles/128ms (Low Power & Self Ref.)
- 4096 cycles/256ms (Super Low Power)
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II)

GENERAL DESCRIPTION


The Samsung KM41C16000A/AL/ALL/ASL is a high speed CMOS 16,777,216 bit × 1 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM41C16000A/AL/ALL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability provides on-chip auto refresh as an alternative to $\overline{\text{RAS}}$ -only refresh. All inputs and outputs are fully TTL compatible.

The KM41C16000A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)


• KM41C16000 AJ/ALJ/ALLJ/ASLJ
AK/ALK/ALLK/ASLK

• KM41C16000 AT/ALT/ALLT/ASLT
AS/ALS/ALLS/ASLS


• KM41C16000 ATR/ALTR/ALLTR/ASLTR
ASR/ALSR/ALLSR/ASLSR



J : 400MIL
K : 300MIL



T : 400MIL(Forward)
S : 300MIL(Forward)



TR : 400MIL(Reverse)
SR : 300MIL(Reverse)

Pin Name	Pin Function
A ₀ -A ₁₁	Address Inputs
D	Data In
Q	Data Out
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{W}}$	Read/Write Input
Vcc	Power(+5.0V)
Vss	Ground
N.C.	No connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-1 to + 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-1 to + 7.0	V
Storage Temperature	T _{stg}	-55 to + 150	°C
Power Dissipation	P _D	1	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, T_A=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	---	V _{CC} + 1	V
Input Low Voltage	V _{IL}	-1.0	---	0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Operating Current* (\overline{RAS} and \overline{CAS} Cycling @trc=min.)	KM41C16000A/AL/ALL/ASL-5	I _{CC1}	-	90	mA
	KM41C16000A/AL/ALL/ASL-6			80	mA
	KM41C16000A/AL/ALL/ASL-7			70	mA
	KM41C16000A/AL/ALL/ASL-8			60	mA
Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)	KM41C16000A	I _{CC2}	-	2	mA
	KM41C16000AL			1	mA
	KM41C16000ALL			1	mA
	KM41C16000ASL			1	mA
\overline{RAS} -Only Refresh Current* ($\overline{CAS}=V_{IH}$, \overline{RAS} Cycling @trc=min.)	KM41C16000A/AL/ALL/ASL-5	I _{CC3}	-	90	mA
	KM41C16000A/AL/ALL/ASL-6			80	mA
	KM41C16000A/AL/ALL/ASL-7			70	mA
	KM41C16000A/AL/ALL/ASL-8			60	mA
Fast Page Mode Current* ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address Cycling @tpc=min.)	KM41C16000A/AL/ALL/ASL-5	I _{CC4}	-	80	mA
	KM41C16000A/AL/ALL/ASL-6			70	mA
	KM41C16000A/AL/ALL/ASL-7			60	mA
	KM41C16000A/AL/ALL/ASL-8			50	mA
Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)	KM41C16000A	I _{CC5}	-	1	mA
	KM41C16000AL			300	μA
	KM41C16000ALL			200	μA
	KM41C16000ASL			200	μA
\overline{CAS} -Before- \overline{RAS} Refresh Current* (\overline{RAS} and \overline{CAS} Cycling @trc=min.)	KM41C16000A/AL/ALL/ASL-5	I _{CC6}	-	90	mA
	KM41C16000A/AL/ALL/ASL-6			80	mA
	KM41C16000A/AL/ALL/ASL-7			70	mA
	KM41C16000A/AL/ALL/ASL-8			60	mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(V _{IH})=V _{CC} -0.2V Input Low Voltage(V _{IL})=0.2V $\overline{CAS}=\overline{CAS}$ -Before- \overline{RAS} Cycling or 0.2V $\overline{DIN}=\overline{Don't\ Care}$ Trc=31.5μS(L-Ver.) 62.5μS(SL-Ver.), T _{TRAS} ≤ min~300ns	KM41C16000AL	I _{CC7}	-	450	μA
	KM41C16000ASL			350	μA

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A11=VCC-0.2V or 0.2V DQ1-DQ4=VCC-0.2V, 0.2V or Open	Iccs	-	300	μA
Input Leakage Current (Any input 0 ≤ VIN ≤ VCC+0.5V, all other pins not under test=0 volts.)	Ii(L)	-10	10	μA
Output Leakage Current (Data out is disabled, 0V ≤ VOUT ≤ VCC)	Io(L)	-10	10	μA
Output High Voltage Level (IOH=-5mA)	VOH	2.4	-	V
Output Low Voltage Level (IOL=4.2mA)	VOL	-	0.4	V

*NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, Address can be changed maximum two times while RAS=VIL. In Icc4, Address can be changed maximum once within one fast page cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (D)	CIN1	-	7	pF
Input Capacitance (A0-A11)	CIN2	-	6	pF
Input Capacitance (RAS, CAS, W)	CIN3	-	7	pF
Input Capacitance (Q)	COUT	-	7	pF

AC CHARACTERISTICS (0°C ≤ Ta ≤ 70°C, VCC=5.0V ± 0.5V, See notes 1,2)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	133		155		185		205		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CAS	tcac		13		15		20		20	ns	3,4,5
Access time from column address	tAA		25		30		35		40	ns	3,11
CAS to output in Low-Z	tCLZ	5		5		5		5		ns	3
Output buffer turn-off delay	tOFF	0	13	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	tt	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	trp	30		40		50		60		ns	
RAS pulse width	trAS	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trSH	13		15		20		20		ns	
CAS hold time	tCSH	50		60		70		80		ns	
CAS pulse width	tcAS	13	10,000	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	trCD	20	37	20	45	20	50	20	60	ns	4
RAS to column address delay time	trAD	15	25	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tCRP	5		5		5		5		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Row address set-up time	t _{ASR}	0		0		0		0		ns	
Row address hold time	t _{RAH}	10		10		10		10		ns	
Column address set-up time	t _{ASC}	0		0		0		0		ns	
Column address hold time	t _{CAH}	10		10		15		15		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t _{AR}	40		45		55		60		ns	6
Column address to $\overline{\text{RAS}}$ lead time	t _{RAL}	25		30		35		40		ns	
Read command set-up time	t _{RCS}	0		0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	t _{RCH}	0		0		0		0		ns	9
Read command hold time referenced to $\overline{\text{RAS}}$	t _{RRH}	0		0		0		0		ns	9
Write command hold time	t _{WCH}	10		10		15		15		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	t _{WCR}	40		45		55		60		ns	6
Write command pulse width	t _{WP}	10		10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	t _{RWL}	15		15		20		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	t _{CWL}	13		15		20		20		ns	
Data set-up time	t _{DS}	0		0		0		0		ns	10
Data hold time	t _{DH}	10		10		15		15		ns	10
Data hold time referenced to $\overline{\text{RAS}}$	t _{DHR}	40		45		55		60		ns	6
Refresh period (Normal)	t _{REF}		64		64		64		64	ms	
Refresh period (Low Power & Self Ref.)	t _{REF}		128		128		128		128	ms	
Refresh period (Super Low Power)	t _{REF}		256		256		256		256	ms	
Write command set-up time	t _{WCS}	0		0		0		0		ns	8
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	t _{CWD}	13		15		20		20		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	t _{RWD}	50		60		70		80		ns	8
Column address to $\overline{\text{W}}$ delay time	t _{AWD}	25		30		35		40		ns	8
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	t _{CSR}	10		10		10		10		ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	t _{CHR}	10		10		15		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t _{RPC}	5		5		5		5		ns	
$\overline{\text{CAS}}$ precharge time ($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ counter test cycle)	t _{CPT}	20		20		30		30		ns	
Access time from $\overline{\text{CAS}}$ precharge	t _{CPA}		30		35		40		45	ns	3
Fast Page mode cycle time	t _{PC}	35		40		45		50		ns	
Fast Page mode read-modify-write cycle time	t _{PRWC}	53		60		70		75		ns	
$\overline{\text{CAS}}$ precharge time (Fast Page mode)	t _{CP}	10		10		10		10		ns	
$\overline{\text{RAS}}$ pulse width (Fast Page mode)	t _{RASP}	50	200K	60	200K	70	200K	80	200K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	t _{RHCP}	30		35		40		45		ns	
Write command set-up time (Test mode in)	t _{WTS}	10		10		10		10		ns	
Write command hold time (Test mode in)	t _{WTH}	10		10		10		10		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
\bar{W} to \bar{RAS} precharge time (\bar{C} -B- \bar{R} refresh)	tWRP	10		10		10		10		ns	
\bar{W} to \bar{RAS} hold time (\bar{C} -B- \bar{R} refresh)	tWRH	10		10		10		10		ns	
\bar{RAS} pulse width (\bar{C} -B- \bar{R} refresh)	tRASS	100		100		100		100		μ s	15
\bar{RAS} precharge time (\bar{C} -B- \bar{R} refresh)	tRPS	90		110		130		150		ns	15
\bar{CAS} hold time (\bar{C} -B- \bar{R} refresh)	tCHS	-50		-50		-50		-50		ns	15

TEST MODE CYCLE

(Note 12)


Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	95		115		135		155		ns	
Read-modify-write cycle time	tRWC	138		160		190		210		ns	
Access time from \bar{RAS}	tRAC		55		65		75		85	ns	3,4,11
Access time from \bar{CAS}	tCAC		18		20		25		25	ns	3,4,5
Access time from column address	tAA		30		35		40		45	ns	3,11
\bar{RAS} pulse width	tRAS	55	10,000	65	10,000	75	10,000	85	10,000	ns	
\bar{CAS} pulse width	tCAS	18	10,000	20	10,000	25	10,000	25	10,000	ns	
\bar{RAS} hold time	tRSH	18		20		25		25		ns	
\bar{CAS} hold time	tCSH	55		65		75		85		ns	
Column address to \bar{RAS} lead time	tRAL	30		35		40		45		ns	
\bar{CAS} to \bar{W} delay time	tCWD	18		20		25		25		ns	8
\bar{RAS} to \bar{W} delay time	tRWD	55		65		75		85		ns	8
Column address to \bar{W} delay time	tAWD	30		35		40		45		ns	8
Fast Page mode cycle time	tPC	40		45		50		55		ns	
Fast Page mode read-modify-write cycle time	tPRWC	58		65		75		80		ns	
\bar{RAS} pulse width (Fast Page Mode)	tRASP	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from \bar{CAS} precharge	tCPA		35		40		45		50	ns	3

NOTES


1. An initial pause of 200 μ s is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{RAD}(\max)$.
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
8. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$ the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
10. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-write cycles.
11. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
12. These specifications are applied in the test mode.
13. In test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
14. $t_{OFF}(\max)$ and $t_{OEZ}(\max)$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
15. 4096 cycle of burst refresh must be executed within 64ms before and after self refresh, in order to meet refresh specification.

TIMING DIAGRAMS

READ CYCLE




WRITE CYCLE (EARLY WRITE)




 DON'T CARE

TIMING DIAGRAMS (Continued)

READ-WRITE/READ-MODIFY-WRITE CYCLE




FAST PAGE MODE READ CYCLE




TIMING DIAGRAMS (Continued)

FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE READ-WRITE CYCLE



TIMING DIAGRAMS (Continued)


RAS-ONLY REFRESH CYCLE

Note: \bar{W} , \bar{OE} = Don't care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: $\bar{W}=V_{IH}$, \bar{OE} , A=Don't Care




CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-version)

NOTE: \bar{W} , \bar{OE} , A=Don't Care




TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)



 DON'T CARE

TIMING DIAGRAMS (Continued)


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



TIMING DIAGRAMS (Continued)

TEST MODE IN CYCLE

Note: D, Address: Don't Care



TEST MODE DESCRIPTION


The KM41C16000A/AL/ALL/ASL is the RAM organized 16,777,216 words by 1 bit, it is internally organized 1,048,576 words by 16 bits. In "Test Mode", data are written into 16 sectors in parallel and retrieved the same way. Column address bit A₀, A₁, A₁₀ and A₁₁ are not used. If, upon reading, 16 bits are equal (all "1"s or "0"s) the Q pin indicates a "1". If they were not equal, the Q pin would indicate a "0". In

"Test Mode", the 16M DRAM can be tested as if it were a 1M × 1 DRAM. \overline{W} , CAS-BEFORE-RAS Cycle (Test Mode in Cycle) puts the device into "Test Mode". And "CAS-BEFORE-RAS REFRESH CYCLE" or "RAS-only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/16 in cases of N test pattern).


PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (300MIL)

Units: Inches (millimeters)




24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II) (300MIL, Forward and Reverse Type)




PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (400MIL)

Units: Inches (millimeters)



24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE
(400MIL, Forward and Reverse Type)



4M × 4 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

• Performance range:

	tRAC	tCAC	trc
KM44C4000A/AL/ALL/ASL-5	50ns	13ns	90ns
KM44C4000A/AL/ALL/ASL-6	60ns	15ns	110ns
KM44C4000A/AL/ALL/ASL-7	70ns	20ns	130ns
KM44C4000A/AL/ALL/ASL-8	80ns	20ns	150ns

- Fast Page Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- Fast parallel test mode Capability
- TTL compatible inputs and outputs
- Early write or output enable controlled write
- Double+5.0V ± 10% power supply
- 4096 cycles/64ms refresh (Normal)
- 4096 cycles/128ms refresh (Low power & Self Ref.)
- 4096 cycles/256ms refresh (Super Low power)
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II)

GENERAL DESCRIPTION


The Samsung KM44C4000A/AL/ALL/ASL is a high speed CMOS 4,194,304 bit × 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM44C4000A/AL/ALL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.


The KM44C4000A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)

• KM44C4000 AJ/ALJ/ALLJ/ASLJ
AK/ALK/ALLK/ASLK




J : 400MIL
K : 300MIL

• KM44C4000 AT/ALT/ALLT/ASLT
AS/ALS/ALLS/ASLS



T : 400MIL(Forward)
S : 300MIL(Forward)

• KM44C4000 ATR/ALTR/ALLTR/ASLTR
ASR/ALSR/ALLSR/ASLSR



TR : 400MIL(Reverse)
SR : 300MIL(Reverse)

Pin Name	Pin Function
A0-A11	Address Inputs
DQ1~4	Data In/Out
Vss	Ground
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{W}}$	Read/Write Input
$\overline{\text{OE}}$	Data Output Enable
Vcc	Power(+5.0V)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on V _{CC} Supply Relative to V _{SS}	V _{CC}	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _D	1	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to V_{SS}, T_A=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	—	V _{CC} + 1	V
Input Low Voltage	V _{IL}	-1.0	—	0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Operating Current* (R _{AS} and C _{AS} Cycling @trc=min.)	KM44C4000A/AL/ALL/ASL-5 KM44C4000A/AL/ALL/ASL-6 KM44C4000A/AL/ALL/ASL-7 KM44C4000A/AL/ALL/ASL-8 I _{CC1}	-	90 80 70 60	mA mA mA mA
Standby Current (R _{AS} =C _{AS} =W=V _{IH})	KM44C4000A KM44C4000AL KM44C4000ALL KM44C4000ASL I _{CC2}	-	2 1 1 1	mA mA mA mA
R _{AS} -Only Refresh Current* (C _{AS} =V _{IH} , R _{AS} Cycling @trc=min.)	KM44C4000A/AL/ALL/ASL-5 KM44C4000A/AL/ALL/ASL-6 KM44C4000A/AL/ALL/ASL-7 KM44C4000A/AL/ALL/ASL-8 I _{CC3}	-	90 80 70 60	mA mA mA mA
Fast Page Mode Current* (R _{AS} =V _{IL} , C _{AS} , Address Cycling @tpc=min.)	KM44C4000A/AL/ALL/ASL-5 KM44C4000A/AL/ALL/ASL-6 KM44C4000A/AL/ALL/ASL-7 KM44C4000A/AL/ALL/ASL-8 I _{CC4}	-	80 70 60 50	mA mA mA mA
Standby Current (R _{AS} =C _{AS} =W=V _{CC} -0.2V)	KM44C4000A KM44C4000AL KM44C4000ALL KM44C4000ASL I _{CC5}	-	1 300 200 200	mA μA μA μA
C _{AS} -Before-R _{AS} Refresh Current* (R _{AS} and C _{AS} Cycling @trc=min.)	KM44C4000A/AL/ALL/ASL-5 KM44C4000A/AL/ALL/ASL-6 KM44C4000A/AL/ALL/ASL-7 KM44C4000A/AL/ALL/ASL-8 I _{CC6}	-	90 80 70 60	mA mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(V _{IH})=V _{CC} -0.2V Input Low Voltage(V _{IL})=0.2V C _{AS} =C _{AS} -Before-R _{AS} Cycling or 0.2V D _{IN} =Don't Care TRC=31.25μS(L-Ver.) 62.5μS(SL-Ver.), TRAS ≤ min-300ns	KM44C4000AL KM44C4000ASL I _{CC7}	-	450 350	μA μA

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Self Refresh Current $\overline{RAS}=\overline{CAS}=0.2V$ $W=OE=A_0-A_{11}=V_{CC}-0.2V$ or 0.2V $DQ_1-DQ_4=V_{CC}-0.2V, 0.2V$ or Open	KM44C4000ALL I _{CCS}	-	300	μA
Input Leakage Current (Any input $0 \leq V_{IN} \leq V_{CC}+0.5V$, all other pins not under test=0 volts.)	I _{I(L)}	-10	10	μA
Output Leakage Current (Data out is disabled, $0V \leq V_{OUT} \leq V_{CC}$)	I _{O(L)}	-10	10	μA
Output High Voltage Level (I _{OH} =-5mA)	V _{OH}	2.4	-	V
Output Low Voltage Level (I _{OL} =4.2mA)	V _{OL}	-	0.4	V

*NOTE: I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1} and I_{CC3}, Address can be changed maximum two times while $\overline{RAS}=V_{IL}$. In I_{CC4}, Address can be changed maximum once within one fast page cycle.

CAPACITANCE (T_A=25°C, V_{CC}=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A ₀ -A ₁₁)	C _{IN1}	-	6	pF
Input Capacitance (\overline{RAS} , \overline{CAS} , W, OE)	C _{IN2}	-	7	pF
Input Capacitance (DQ ₁ ~DQ ₄)	C _{DQ}	-	7	pF

AC CHARACTERISTICS (0°C ≤ T_a ≤ 70°C, V_{CC}=5.0V ± 0.5V, See notes 1,2)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	90		110		130		150		ns	
Read-modify-write cycle time	t _{RWC}	133		155		185		205		ns	
Access time from \overline{RAS}	t _{RAC}		50		60		70		80	ns	3,4,11
Access time from \overline{CAS}	t _{CAC}		13		15		20		20	ns	3,4,5
Access time from column address	t _{AA}		25		30		35		40	ns	3,11
\overline{CAS} to output in Low-Z	t _{CLZ}	0		0		0		0		ns	3
Output buffer turn-off delay	t _{OFF}	0	13	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	t _T	3	50	3	50	3	50	3	50	ns	2
\overline{RAS} precharge time	t _{RP}	30		40		50		60		ns	
\overline{RAS} pulse width	t _{RAS}	50	10,000	60	10,000	70	10,000	80	10,000	ns	
\overline{RAS} hold time	t _{RSH}	13		15		20		20		ns	
\overline{CAS} hold time	t _{CSH}	50		60		70		80		ns	
\overline{CAS} pulse width	t _{CAS}	13	10,000	15	10,000	20	10,000	20	10,000	ns	
\overline{RAS} to \overline{CAS} delay time	t _{RCD}	20	37	20	45	20	50	20	60	ns	4
\overline{RAS} to column address delay time	t _{RAD}	15	25	15	30	15	35	15	40	ns	11
\overline{CAS} to \overline{RAS} precharge time	t _{CRP}	5		5		5		5		ns	
Row address set-up time	t _{ASR}	0		0		0		0		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Row address hold time	trAH	10		10		10		10		ns	
Column address set-up time	tASC	0		0		0		0		ns	
Column address hold time	tCAH	10		10		15		15		ns	
Column address hold time referenced to \overline{RAS}	tAR	40		45		55		60		ns	6
Column address to \overline{RAS} lead time	trAL	25		30		35		40		ns	
Read command set-up time	trCS	0		0		0		0		ns	
Read command hold time referenced to \overline{CAS}	trCH	0		0		0		0		ns	9
Read command hold time referenced to \overline{RAS}	trRH	0		0		0		0		ns	
Write command hold time	twCH	10		10		15		15		ns	
Write command hold time referenced to \overline{RAS}	twCR	40		45		55		60		ns	6
Write command pulse width	tWP	10		10		15		15		ns	
Write command to \overline{RAS} lead time	trWL	15		15		20		20		ns	
Write command to \overline{CAS} lead time	tcWL	13		15		20		20		ns	
Data set-up time	tDS	0		0		0		0		ns	10
Data hold time	tDH	10		10		15		15		ns	10
Data hold time referenced to \overline{RAS}	tDHR	40		45		55		60		ns	6
Refresh period (Normal)	tREF		64		64		64		64	ms	
Refresh period (Low power & Self Ref.)	tREF		128		128		128		128	ms	
Refresh period (Super Low power)	tREF		256		256		256		256	ms	
Write command set-up time	twCS	0		0		0		0		ns	8
\overline{CAS} to \overline{W} delay time	tcWD	36		40		50		50		ns	8
\overline{RAS} to \overline{W} delay time	trWD	73		85		100		110		ns	8
Column address to \overline{W} delay time	tAWD	48		55		65		70		ns	8
\overline{CAS} set-up time (\overline{CAS} -before- \overline{RAS} refresh)	tCSR	10		10		10		10		ns	
\overline{CAS} hold time (\overline{CAS} -before- \overline{RAS} refresh)	tCHR	10		10		15		15		ns	
\overline{RAS} to \overline{CAS} precharge time	trPC	5		5		5		5		ns	
\overline{CAS} precharge time (\overline{C} - \overline{B} - \overline{R} counter test cycle)	tcPT	20		20		30		30		ns	
Access time from \overline{CAS} precharge	tcPA		30		35		40		45	ns	3
Fast Page mode cycle time	tpC	35		40		45		50		ns	
Fast Page mode read-modify-write cycle time	tpRWC	76		85		100		105		ns	
\overline{CAS} precharge time (Fast Page mode)	tcp	10		10		10		10		ns	
\overline{RAS} pulse width(Fast Page mode)	trASP	50	200000	60	200000	70	200000	80	200000	ns	
\overline{RAS} hold time from \overline{CAS} precharge	trHCP	30		35		40		45		ns	
\overline{OE} access time	toEA		13		15		20		20	ns	
\overline{OE} to data delay	toED	13		15		20		20		ns	
Output buffer turn off delay time from \overline{OE}	toEZ	0	13	0	15	0	20	0	20	ns	
\overline{OE} command hold time	toEH	13		15		20		20		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Write command set-up time (Test mode in)	tWTS	10		10		10		10		ns	
Write command hold time (Test mode in)	tWTH	10		10		10		10		ns	
\bar{W} to \bar{RAS} precharge time (\bar{C} - \bar{B} - \bar{R} refresh)	tWRP	10		10		10		10		ns	
\bar{W} to \bar{RAS} hold time (\bar{C} - \bar{B} - \bar{R} refresh)	tWRH	10		10		10		10		ns	
\bar{RAS} pulse width (\bar{C} - \bar{B} - \bar{R} self refresh)	tRASS	100		100		100		100		μ s	15
\bar{RAS} precharge time (\bar{C} - \bar{B} - \bar{R} self refresh)	tRPS	90		110		130		150		ns	15
\bar{CAS} hold time (\bar{C} - \bar{B} - \bar{R} self refresh)	tCHS	-50		-50		-50		-50		ns	15

TEST MODE CYCLE


(Note.12)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	95		115		135		155		ns	
Read-modify-write cycle time	tRWc	138		160		190		210		ns	
Access time from \bar{RAS}	tRAC		55		65		75		85	ns	3,4,11
Access time from \bar{CAS}	tCAC		18		20		25		25	ns	3,4,5
Access time from column address	tAA		30		35		40		45	ns	3,11
\bar{RAS} pulse width	tRAS	55	10,000	65	10,000	75	10,000	85	10,000	ns	
\bar{CAS} pulse width	tCAS	18	10,000	20	10,000	25	10,000	25	10,000	ns	
\bar{RAS} hold time	tRSH	18		20		25		25		ns	
\bar{CAS} hold time	tCSH	55		65		75		85		ns	
Column address to \bar{RAS} lead time	tRAL	30		35		40		45		ns	
\bar{CAS} to \bar{W} delay time	tCWD	41		45		55		55		ns	8
\bar{RAS} to \bar{W} delay time	tRWD	78		90		105		115		ns	8
Column address to \bar{W} delay time	tAWD	53		60		70		75		ns	8
Fast Page mode cycle time	tPC	40		45		50		55		ns	
Fast Page mode read-modify-write cycle time	tPRWC	81		90		105		110		ns	
\bar{RAS} pulse width (Fast Page Mode)	tRASP	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from \bar{CAS} precharge	tCPA		35		40		45		50	ns	3
\bar{OE} access time	tOEA		18		20		25		25	ns	
\bar{OE} to data delay	tOED	18		20		25		25		ns	
\bar{OE} command hold time	tOEH	18		20		25		25		ns	

NOTES


1. An initial pause of 200 μ s is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{RAD}(\max)$.
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
8. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$ the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
10. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-write cycles.
11. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
12. These specifications are applied in the test mode.
13. In test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
14. $t_{OFF}(\max)$ and $t_{OEZ}(\max)$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
15. 4096 cycle of burst refresh must be executed within 64ms before and after self refresh, in order to meet refresh specification.

TIMING DIAGRAMS
READ CYCLE




TIMING DIAGRAMS (Continued)

WRITE CYCLE (EARLY CYCLE)




WRITE CYCLE (\overline{OE} CONTROLLED WRITE)




 DON'T CARE

TIMING DIAGRAMS (Continued)

READ-MODIFY-WRITE CYCLE




FAST PAGE MODE READ CYCLE




DON'T CARE

TIMING DIAGRAMS (Continued)

FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE READ-MODIFY-WRITE CYCLE



TIMING DIAGRAMS (Continued)


RAS-ONLY REFRESH CYCLE

Note: \bar{W} , \bar{OE} = Don't care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: $\bar{W}=V_{IH}$, \bar{OE} , A=Don't Care




CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-version)

NOTE: \bar{W} , \bar{OE} , A=Don't Care




TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)



TIMING DIAGRAMS (Continued)


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



TIMING DIAGRAMS (Continued)

TEST MODE IN CYCLE

Note: \overline{OE} , Address: Don't Care



TEST MODE DESCRIPTION


The KM44C4000A/AL/ALL/ASL is the RAM organized 4,194,304 words by 4 bit, it is internally organized 1,048,576 words by 16 bits. In "Test Mode", data are written into 16 sectors in parallel and retrieved the same way. Column address bit A_0 and A_1 are not used. If, upon reading, four bits on one D/Q pin are equal (all "1"s or "0"s) the D/Q pin indicates a "1". If they were not equal, the D/Q pin would indicate a "0". In "Test

Mode", the $4M \times 4$ DRAM can be tested as if it were a $1M \times 4$ DRAM. \overline{W} , \overline{CAS} -BEFORE- \overline{RAS} Cycle (Test Mode in Cycle) puts the device into "Test Mode". And " \overline{CAS} -BEFORE- \overline{RAS} REFRESH CYCLE" or " \overline{RAS} -only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/4 in cases of N test pattern).


PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (300MIL)

Units: Inches (millimeters)




24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II) (300MIL, Forward and Reverse Type)




PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (400MIL)

Units: Inches (millimeters)



24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE (400MIL, Forward and Reverse Type)



4M × 4 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

• **Performance range:**

	t_{RAC}	t_{CAC}	t_{RC}
KM44C4100A/AL/ALL/ASL-5	50ns	13ns	90ns
KM44C4100A/AL/ALL/ASL-6	60ns	15ns	110ns
KM44C4100A/AL/ALL/ASL-7	70ns	20ns	130ns
KM44C4100A/AL/ALL/ASL-8	80ns	20ns	150ns

- **Fast Page Mode operation**
- **CAS-before-RAS refresh capability**
- **RAS-only and Hidden Refresh capability**
- **Fast parallel test mode Capability**
- **TTL compatible inputs and outputs**
- **Early write or output enable controlled write**
- **Double+5.0V ± 10% power supply**
- **2048 cycles/32ms refresh (Normal)**
- **2048 cycles/128ms refresh (Low power & Self Ref.)**
- **2048 cycles/256ms refresh (Super Low power)**
- **JEDEC standard pinout**
- **Available in plastic SOJ and TSOP(II)**

GENERAL DESCRIPTION


The Samsung KM44C4100A/AL/ALL/ASL is a high speed CMOS 4,194,304 bit × 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM44C4100A/AL/ALL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.


The KM44C4100A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)

• KM44C4100 AJ/ALJ/ALLJ/ASLJ
AK/ALK/ALLK/ASLK




J : 400MIL
K : 300MIL

• KM44C4100 AT/ALT/ALLT/ASLT
AS/ALS/ALLS/ASLS



T : 400MIL(Forward)
S : 300MIL(Forward)

• KM44C4100 ATR/ALTR/ALLTR/ASLTR
ASR/ALSR/ALLSR/ASLSR



TR : 400MIL(Reverse)
SR : 300MIL(Reverse)

Pin Name	Pin Function
A0-A10	Address Inputs
DQ1~4	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
OE	Data Output Enable
Vcc	Power(+5.0V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-1 to + 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-1 to + 7.0	V
Storage Temperature	T _{stg}	-55 to + 150	°C
Power Dissipation	P _D	1	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, T_A=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	—	V _{CC} + 1	V
Input Low Voltage	V _{IL}	-1.0	—	0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS and CAS Cycling @ t _{RC} =min.)	KM44C4100A/AL/ALL/ASL-5	I _{CC1}	-	110	mA
	KM44C4100A/AL/ALL/ASL-6			100	mA
	KM44C4100A/AL/ALL/ASL-7			90	mA
	KM44C4100A/AL/ALL/ASL-8			80	mA
Standby Current (RAS=CAS=W=V _{IH})	KM44C4100A	I _{CC2}	-	2	mA
	KM44C4100AL			1	mA
	KM44C4100ALL			1	mA
	KM44C4100ASL			1	mA
RAS-Only Refresh Current* (CAS=V _{IH} , RAS Cycling @ t _{RC} =min.)	KM44C4100A/AL/ALL/ASL-5	I _{CC3}	-	110	mA
	KM44C4100A/AL/ALL/ASL-6			100	mA
	KM44C4100A/AL/ALL/ASL-7			90	mA
	KM44C4100A/AL/ALL/ASL-8			80	mA
Fast Page Mode Current* (RAS=V _{IL} , CAS, Address Cycling @ t _{PC} =min.)	KM44C4100A/AL/ALL/ASL-5	I _{CC4}	-	90	mA
	KM44C4100A/AL/ALL/ASL-6			80	mA
	KM44C4100A/AL/ALL/ASL-7			70	mA
	KM44C4100A/AL/ALL/ASL-8			60	mA
Standby Current (RAS=CAS=W=V _{CC} -0.2V)	KM44C4100A	I _{CC5}	-	1	mA
	KM44C4100AL			300	μA
	KM44C4100ALL			200	μA
	KM44C4100ASL			200	μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @ t _{RC} =min.)	KM44C4100A/AL/ALL/ASL-5	I _{CC6}	-	110	mA
	KM44C4100A/AL/ALL/ASL-6			100	mA
	KM44C4100A/AL/ALL/ASL-7			90	mA
	KM44C4100A/AL/ALL/ASL-8			80	mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(V _{IH})=V _{CC} -0.2V Input Low Voltage(V _{IL})=0.2V CAS=CAS-Before-RAS Cycling or 0.2V DIN=Don't Care T _{RC} =62.5μS(L-Ver.) 125μS(SL-Ver.), T _{RAS} ≤ min~300ns	KM44C4100AL	I _{CC7}	-	400	μA
	KM44C4100ASL			300	μA

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Self Refresh Current $\overline{RAS}=\overline{CAS}=0.2V$ $\overline{W}=\overline{OE}=A_0-A_{10}=V_{CC}-0.2V$ or $0.2V$ $DQ_1-DQ_4=V_{CC}-0.2V, 0.2V$ or Open KM44C4100ALL	I _{CCS}	-	300	μA
Input Leakage Current (Any input $0 \leq V_{IN} \leq V_{CC}+0.5V$, all other pins not under test=0 volts.)	I _{I(L)}	-10	10	μA
Output Leakage Current (Data out is disabled, $0V \leq V_{OUT} \leq V_{CC}$)	I _{O(L)}	-10	10	μA
Output High Voltage Level (I _{OH} =-5mA)	V _{OH}	2.4	-	V
Output Low Voltage Level (I _{OL} =4.2mA)	V _{OL}	-	0.4	V

*NOTE: I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1} and I_{CC3}, Address can be changed maximum two times while $\overline{RAS}=V_{IL}$. In I_{CC4}, Address can be changed maximum once within one fast page cycle.

CAPACITANCE (T_A=25°C, V_{CC}=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A ₀ -A ₁₀)	C _{IN1}	-	6	pF
Input Capacitance (\overline{RAS} , \overline{CAS} , \overline{W} , \overline{OE})	C _{IN2}	-	7	pF
Input Capacitance (DQ ₁ -DQ ₄)	C _{DQ}	-	7	pF

AC CHARACTERISTICS (0°C ≤ T_a ≤ 70°C, V_{CC}=5.0V ± 10%, See notes 1,2)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	90		110		130		150		ns	
Read-modify-write cycle time	t _{RWC}	133		155		185		205		ns	
Access time from \overline{RAS}	t _{RAC}		50		60		70		80	ns	3,4,11
Access time from \overline{CAS}	t _{CAC}		13		15		20		20	ns	3,4,5
Access time from column address	t _{AA}		25		30		35		40	ns	3,11
\overline{CAS} to output in Low-Z	t _{CLZ}	0		0		0		0		ns	3
Output buffer turn-off delay	t _{OFF}	0	13	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	t _T	3	50	3	50	3	50	3	50	ns	2
\overline{RAS} precharge time	t _{RP}	30		40		50		60		ns	
\overline{RAS} pulse width	t _{RAS}	50	10,000	60	10,000	70	10,000	80	10,000	ns	
\overline{RAS} hold time	t _{RSH}	13		15		20		20		ns	
\overline{CAS} hold time	t _{CSH}	50		60		70		80		ns	
\overline{CAS} pulse width	t _{CAS}	13	10,000	15	10,000	20	10,000	20	10,000	ns	
\overline{RAS} to \overline{CAS} delay time	t _{RCD}	20	37	20	45	20	50	20	60	ns	4
\overline{RAS} to column address delay time	t _{RAD}	15	25	15	30	15	35	15	40	ns	11
\overline{CAS} to \overline{RAS} precharge time	t _{CRP}	5		5		5		5		ns	
Row address set-up time	t _{ASR}	0		0		0		0		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Row address hold time	trAH	10		10		10		10		ns	
Column address set-up time	tASC	0		0		0		0		ns	
Column address hold time	tCAH	10		10		15		15		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	tAR	40		45		55		60		ns	6
Column address to $\overline{\text{RAS}}$ lead time	trAL	25		30		35		40		ns	
Read command set-up time	trCS	0		0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	trCH	0		0		0		0		ns	9
Read command hold time referenced to $\overline{\text{RAS}}$	trRH	0		0		0		0		ns	
Write command hold time	twCH	10		10		15		15		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	twCR	40		45		55		60		ns	6
Write command pulse width	tWP	10		10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	trWL	15		15		20		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	tcWL	13		15		20		20		ns	
Data set-up time	tDS	0		0		0		0		ns	10
Data hold time	tDH	10		10		15		15		ns	10
Data hold time referenced to $\overline{\text{RAS}}$	tdHR	40		45		55		60		ns	6
Refresh period (Normal)	tREF		32		32		32		32	ms	
Refresh period (Low power & Self Ref.)	tREF		128		128		128		128	ms	
Refresh period (Super Low power)	tREF		256		256		256		256	ms	
Write command set-up time	twCS	0		0		0		0		ns	8
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tcWD	36		40		50		50		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	trWD	73		85		100		110		ns	8
Column address to $\overline{\text{W}}$ delay time	tAWD	48		55		65		70		ns	8
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	10		10		10		10		ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	10		10		15		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	trPC	5		5		5		5		ns	
$\overline{\text{CAS}}$ precharge time ($\overline{\text{C}}$ -B-R counter test cycle)	tcPT	20		20		30		30		ns	
Access time from $\overline{\text{CAS}}$ precharge	tcPA		30		35		40		45	ns	3
Fast Page mode cycle time	tPC	35		40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	76		85		100		105		ns	
$\overline{\text{CAS}}$ precharge time (Fast Page mode)	tcP	10		10		10		10		ns	
$\overline{\text{RAS}}$ pulse width(Fast Page mode)	trASP	50	200000	60	200000	70	200000	80	200000	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	trHCP	30		35		40		45		ns	
$\overline{\text{OE}}$ access time	toEA		13		15		20		20	ns	
$\overline{\text{OE}}$ to data delay	toED	13		15		20		20		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	toEZ	0	13	0	15	0	20	0	20	ns	
$\overline{\text{OE}}$ command hold time	toEH	13		15		20		20		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Write command set-up time (Test mode in)	twTS	10		10		10		10		ns	
Write command hold time (Test mode in)	twTH	10		10		10		10		ns	
\bar{W} to $\bar{R}\bar{A}\bar{S}$ precharge time (\bar{C} - \bar{B} - \bar{R} refresh)	tWRP	10		10		10		10		ns	
\bar{W} to $\bar{R}\bar{A}\bar{S}$ hold time (\bar{C} - \bar{B} - \bar{R} refresh)	tWRH	10		10		10		10		ns	
$\bar{R}\bar{A}\bar{S}$ pulse width (\bar{C} - \bar{B} - \bar{R} self refresh)	tRASS	100		100		100		100		μ s	15
$\bar{R}\bar{A}\bar{S}$ precharge time (\bar{C} - \bar{B} - \bar{R} self refresh)	tRPS	90		110		130		150		ns	15
$\bar{C}\bar{A}\bar{S}$ hold time (\bar{C} - \bar{B} - \bar{R} self refresh)	tCHS	-50		-50		-50		-50		ns	15

TEST MODE CYCLE


(Note.12)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	95		115		135		155		ns	
Read-modify-write cycle time	tRWC	138		160		190		210		ns	
Access time from $\bar{R}\bar{A}\bar{S}$	tRAC		55		65		75		85	ns	3,4,11
Access time from $\bar{C}\bar{A}\bar{S}$	tCAC		18		20		25		25	ns	3,4,5
Access time from column address	tAA		30		35		40		45	ns	3,11
$\bar{R}\bar{A}\bar{S}$ pulse width	tRAS	55	10,000	65	10,000	75	10,000	85	10,000	ns	
$\bar{C}\bar{A}\bar{S}$ pulse width	tCAS	18	10,000	20	10,000	25	10,000	25	10,000	ns	
$\bar{R}\bar{A}\bar{S}$ hold time	tRSH	18		20		25		25		ns	
$\bar{C}\bar{A}\bar{S}$ hold time	tCSH	55		65		75		85		ns	
Column address to $\bar{R}\bar{A}\bar{S}$ lead time	tRAL	30		35		40		45		ns	
$\bar{C}\bar{A}\bar{S}$ to \bar{W} delay time	tCWD	41		45		55		55		ns	8
$\bar{R}\bar{A}\bar{S}$ to \bar{W} delay time	tRWD	78		90		105		115		ns	8
Column address to \bar{W} delay time	tAWD	53		60		70		75		ns	8
Fast Page mode cycle time	tPC	40		45		50		55		ns	
Fast Page mode read-modify-write cycle time	tPRWC	81		90		105		110		ns	
$\bar{R}\bar{A}\bar{S}$ pulse width (Fast Page Mode)	tRASP	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from $\bar{C}\bar{A}\bar{S}$ precharge	tCPA		35		40		45		50	ns	3
$\bar{O}\bar{E}$ access time	tOEA		18		20		25		25	ns	
$\bar{O}\bar{E}$ to data delay	tOED	18		20		25		25		ns	
$\bar{O}\bar{E}$ command hold time	tOEH	18		20		25		25		ns	

NOTES


1. An initial pause of 200 μ s is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{RAD}(\max)$.
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
8. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$ the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
10. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-write cycles.
11. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
12. These specifications are applied in the test mode.
13. In test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
14. $t_{OFF}(\max)$ and $t_{OEZ}(\max)$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
15. 2048 cycle of burst refresh must be executed within 32ms before and after self refresh, in order to meet refresh specification.

TIMING DIAGRAMS
READ CYCLE




TIMING DIAGRAMS (Continued)

WRITE CYCLE (EARLY CYCLE)




WRITE CYCLE (\overline{OE} CONTROLLED WRITE)




TIMING DIAGRAMS (Continued)

FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE READ-MODIFY-WRITE CYCLE



TIMING DIAGRAMS (Continued)


RAS-ONLY REFRESH CYCLE

Note: \bar{W} , \bar{OE} = Don't care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: $\bar{W}=V_{IH}$, \bar{OE} , A=Don't Care



CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-version)


NOTE: \bar{W} , \bar{OE} , A=Don't Care




 DON'T CARE

TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)




 DON'T CARE

TIMING DIAGRAMS (Continued)

TEST MODE IN CYCLE

Note: \overline{OE} , Address: Don't Care



TEST MODE DESCRIPTION


The KM44C4100A/AL/ALL/ASL is the RAM organized 4,194,304 words by 4 bit, it is internally organized 1,048,576 words by 16 bits. In "Test Mode", data are written into 16 sectors in parallel and retrieved the same way. Column address bit A_0 and A_1 are not used. If, upon reading, four bits on one D/Q pin are equal (all "1"s or "0"s) the D/Q pin indicates a "1". If they were not equal, the D/Q pin would indicate a "0". In "Test

Mode", the $4M \times 4$ DRAM can be tested as if it were a $1M \times 4$ DRAM. \overline{W} , \overline{CAS} -BEFORE- \overline{RAS} Cycle (Test Mode in Cycle) puts the device into "Test Mode". And \overline{CAS} -BEFORE- \overline{RAS} REFRESH CYCLE" or "RAS-only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/4 in cases of N test pattern).


PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (300MIL)

Units: Inches (millimeters)




24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II) (300MIL, Forward and Reverse Type)




PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (400MIL)

Units: Inches (millimeters)



24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE (400MIL, Forward and Reverse Type)



2M × 8 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

- Performance range:

	tRAC	tCAC	tRC
KM48C2000A/AL/ALL/ASL-5	50ns	13ns	90ns
KM48C2000A/AL/ALL/ASL-6	60ns	15ns	110ns
KM48C2000A/AL/ALL/ASL-7	70ns	20ns	130ns
KM48C2000A/AL/ALL/ASL-8	80ns	20ns	150ns

- Fast Page Mode operation
- Byte Read/Write operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- Fast parallel test mode Capability
- TTL compatible inputs and outputs
- Early write or output enable controlled write
- Double+5.0V ± 10% power supply
- 4096 cycles/64ms refresh (Normal)
- 4096 cycles/128ms refresh (Low power & Self Ref.)
- 4096 cycles/256ms refresh (Super Low power)
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II) packages

GENERAL DESCRIPTION


The Samsung KM48C2000A/AL/ALL/ASL is a high speed CMOS 2,097,152 bit × 8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM48C2000A/AL/ALL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.


The KM48C2000A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)


• KM48C2000 AJ/ALJ/ALLJ/ASLJ



• KM48C2000 AT/ALT/ALLT/ASLT



• KM48C2000 ATR/ALTR/ALLTR/ASLTR



Pin Name	Pin Function
A0-A11	Address Inputs
DQ1-8	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
OE	Data Output Enable
Vcc	Power(+5.0V)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on V _{CC} Supply Relative to V _{SS}	V _{CC}	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _d	1	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to V_{SS}, T_A=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	---	V _{CC} + 1	V
Input Low Voltage	V _{IL}	-1.0	---	0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Operating Current* (\overline{RAS} and \overline{CAS} Cycling @ trc=min.)	KM48C2000A/AL/ALL/ASL-5	-	90	mA
	KM48C2000A/AL/ALL/ASL-6		80	mA
	KM48C2000A/AL/ALL/ASL-7		70	mA
	KM48C2000A/AL/ALL/ASL-8		60	mA
Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)	KM48C2000A	-	2	mA
	KM48C2000AL		1	mA
	KM48C2000ALL		1	mA
	KM48C2000ASL		1	mA
\overline{RAS} -Only Refresh Current* ($\overline{CAS}=V_{IH}$, \overline{RAS} Cycling @ trc=min.)	KM48C2000A/AL/ALL/ASL-5	-	90	mA
	KM48C2000A/AL/ALL/ASL-6		80	mA
	KM48C2000A/AL/ALL/ASL-7		70	mA
	KM48C2000A/AL/ALL/ASL-8		60	mA
Fast Page Mode Current* ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address Cycling @ tpc=min.)	KM48C2000A/AL/ALL/ASL-5	-	80	mA
	KM48C2000A/AL/ALL/ASL-6		70	mA
	KM48C2000A/AL/ALL/ASL-7		60	mA
	KM48C2000A/AL/ALL/ASL-8		50	mA
Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)	KM48C2000A	-	1	mA
	KM48C2000AL		300	μA
	KM48C2000ALL		200	μA
	KM48C2000ASL		200	μA
\overline{CAS} -Before- \overline{RAS} Refresh Current* (\overline{RAS} and \overline{CAS} Cycling @ trc=min.)	KM48C2000A/AL/ALL/ASL-5	-	90	mA
	KM48C2000A/AL/ALL/ASL-6		80	mA
	KM48C2000A/AL/ALL/ASL-7		70	mA
	KM48C2000A/AL/ALL/ASL-8		60	mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(V _{IH})=V _{CC} -0.2V Input Low Voltage(V _{IL})=0.2V $\overline{CAS}=\overline{CAS}$ -Before- \overline{RAS} Cycling or 0.2V D _{IN} =Don't Care Trc=31.25 μ S(L-Ver.) 62.5 μ S(SL-Ver.), TRAS \leq 300ns	KM48C2000AL	-	450	μA
	KM48C2000ASL		350	μA

DC AND OPERATING CHARACTERISTICS (Continued)

Parameter	Symbol	Min	Max	Units
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A11=Vcc-0.2V or 0.2V DQ1-DQ8=Vcc-0.2V, 0.2V or Open	Iccs	-	300	μA
Input Leakage Current (Any input 0 ≤ VIN ≤ Vcc+0.5V, all other pins not under test=0 volts.)	Ii(L)	-10	10	μA
Output Leakage Current (Data out is disabled, 0V ≤ Vout ≤ Vcc)	Io(L)	-10	10	μA
Output High Voltage Level (Ioh=-5mA)	VoH	2.4	-	V
Output Low Voltage Level (Iol=4.2mA)	VoL	-	0.4	V

*NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, Address can be changed maximum two times while RAS=ViL. In Icc4, Address can be changed maximum once within one fast page cycle.

CAPACITANCE (TA=25°C, Vcc=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0-A11)	CIN1	-	6	pF
Input Capacitance (RAS, CAS, W, OE)	CIN2	-	7	pF
Input Capacitance (DQ1-DQ8)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C ≤ Ta ≤ 70°C, Vcc=5.0V ± 0.5V, See notes 1,2)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	133		155		185		205		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CAS	tcac		13		15		20		20	ns	3,4,5
Access time from column address	tAA		25		30		35		40	ns	3,11
CAS to output in Low-Z	tcLZ	0		0		0		0		ns	3
Output buffer turn-off delay	toff	0	13	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	tT	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	trp	30		40		50		60		ns	
RAS pulse width	trAS	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trSH	13		15		20		20		ns	
CAS hold time	tcSH	50		60		70		80		ns	
CAS pulse width	tcAS	13	10,000	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	trcd	20	37	20	45	20	50	20	60	ns	4
RAS to column address delay time	trAD	15	25	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcRP	5		5		5		5		ns	
Row address set-up time	tASR	0		0		0		0		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Row address hold time	trAH	10		10		10		10		ns	
Column address set-up time	tASC	0		0		0		0		ns	
Column address hold time	tCAH	10		10		15		15		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	tAR	40		45		55		60		ns	6
Column address to $\overline{\text{RAS}}$ lead time	trAL	25		30		35		40		ns	
Read command set-up time	trCS	0		0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	trCH	0		0		0		0		ns	9
Read command hold time referenced to $\overline{\text{RAS}}$	trRH	0		0		0		0		ns	
Write command hold time	twCH	10		10		15		15		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	twCR	40		45		55		60		ns	6
Write command pulse width	tWP	10		10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	trWL	15		15		20		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	tcWL	13		15		20		20		ns	
Data set-up time	tDS	0		0		0		0		ns	10
Data hold time	tDH	10		10		15		15		ns	10
Data hold time referenced to $\overline{\text{RAS}}$	tdHR	40		45		55		60		ns	6
Refresh period (Normal)	tREF		64		64		64		64	ms	
Refresh period (Low power & Self Ref.)	tREF		128		128		128		128	ms	
Refresh period (Super Low power)	tREF		256		256		256		256	ms	
Write command set-up time	twCS	0		0		0		0		ns	8
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tcWD	36		40		50		50		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	trWD	73		85		100		110		ns	8
Column address to $\overline{\text{W}}$ delay time	tAWD	48		55		65		70		ns	8
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	10		10		10		10		ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	10		10		15		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	trPC	5		5		5		5		ns	
$\overline{\text{CAS}}$ precharge time ($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ counter test cycle)	tcPT	20		20		30		30		ns	
Access time from $\overline{\text{CAS}}$ precharge	tCPA		30		35		40		45	ns	3
Fast Page mode cycle time	tPC	35		40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	76		85		100		105		ns	
$\overline{\text{CAS}}$ precharge time (Fast Page mode)	tCP	10		10		10		10		ns	
$\overline{\text{RAS}}$ pulse width (Fast Page mode)	trASP	50	200000	60	200000	70	200000	80	200000	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	trHCP	30		35		40		45		ns	
$\overline{\text{OE}}$ access time	toEA		13		15		20		20	ns	
$\overline{\text{OE}}$ to data delay	toED	13		15		20		20		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	toEZ	0	13	0	15	0	20	0	20	ns	
$\overline{\text{OE}}$ command hold time	toEH	13		15		20		20		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Write command set-up time (Test mode in)	twTS	10		10		10		10		ns	
Write command hold time (Test mode in)	twTH	10		10		10		10		ns	
\bar{W} to \bar{RAS} precharge time (\bar{C} - \bar{B} - \bar{R} refresh)	twRP	10		10		10		10		ns	
\bar{W} to \bar{RAS} hold time (\bar{C} - \bar{B} - \bar{R} refresh)	twRH	10		10		10		10		ns	
\bar{RAS} pulse width (\bar{C} - \bar{B} - \bar{R} self refresh)	trASS	100		100		100		100		μ s	15
\bar{RAS} precharge time (\bar{C} - \bar{B} - \bar{R} self refresh)	trPS	90		110		130		150		ns	15
\bar{CAS} hold time (\bar{C} - \bar{B} - \bar{R} self refresh)	tcHS	-50		-50		-50		-50		ns	15

TEST MODE CYCLE

(Note.12)


Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	trC	95		115		135		155		ns	
Read-modify-write cycle time	trWC	138		160		190		210		ns	
Access time from \bar{RAS}	trAC		55		65		75		85	ns	3,4,11
Access time from \bar{CAS}	tcAC		18		20		25		25	ns	3,4,5
Access time from column address	tAA		30		35		40		45	ns	3,11
\bar{RAS} pulse width	trAS	55	10,000	65	10,000	75	10,000	85	10,000	ns	
\bar{CAS} pulse width	tcAS	18	10,000	20	10,000	25	10,000	25	10,000	ns	
\bar{RAS} hold time	trSH	18		20		25		25		ns	
\bar{CAS} hold time	tcSH	55		65		75		85		ns	
Column address to \bar{RAS} lead time	trAL	30		35		40		45		ns	
\bar{CAS} to \bar{W} delay time	tcWD	41		45		55		55		ns	8
\bar{RAS} to \bar{W} delay time	trWD	78		90		105		115		ns	8
Column address to \bar{W} delay time	tAWD	53		60		70		75		ns	8
Fast Page mode cycle time	tpC	40		45		50		55		ns	
Fast Page mode read-modify-write cycle time	tpRWC	81		90		105		110		ns	
\bar{RAS} pulse width (Fast Page Mode)	trASP	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from \bar{CAS} precharge	tcPA		35		40		45		50	ns	3
\bar{OE} access time	toEA		18		20		25		25	ns	
\bar{OE} to data delay	toED	18		20		25		25		ns	
\bar{OE} command hold time	toEH	18		20		25		25		ns	

NOTES

1. An initial pause of 200µs is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF
4. Operation within the $t_{RC}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RC}(\max)$ is specified as a reference point only. If t_{RC} is greater than the specified $t_{RC}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RC} \geq t_{RC}(\max)$.
6. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{RAD}(\max)$.
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
8. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$ the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
10. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-write cycles.
11. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
12. These specifications are applied in the test mode.
13. In test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
14. $t_{OFF}(\max)$ and $t_{OEZ}(\max)$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
15. 4096 cycle of burst refresh must be executed within 64ms before and after self refresh, in order to meet refresh specification.


TIMING DIAGRAMS

READ CYCLE




TIMING DIAGRAMS (Continued)

WRITE CYCLE (EARLY WRITE)




WRITE CYCLE ($\overline{\text{OE}}$ CONTROLLED WRITE)




 DON'T CARE

TIMING DIAGRAMS (Continued)

FAST PAGE MODE WRITE CYCLE (EARLY WRITE)



FAST PAGE MODE READ-MODIFY-WRITE CYCLE




 DON'T CARE

TIMING DIAGRAMS (Continued)


RAS-ONLY REFRESH CYCLE

Note: \bar{W} , \bar{OE} = Don't care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: \bar{W} = V_{IH} , \bar{OE} , A=Don't Care



CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-version)


NOTE: \bar{W} , \bar{OE} , A=Don't Care




 DON'T CARE

TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)



TIMING DIAGRAMS (Continued)

CAS-BEFORE-RAS REFRESH CYCLE TEST CYCLE




 DON'T CARE

PACKAGE DIMENSION


28-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



28-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)

Units: Inches (millimeters)



2M × 8 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

- Performance range:

	trAC	tcAC	trc
KM48C2100A/AL/ALL/ASL-5	50ns	13ns	90ns
KM48C2100A/AL/ALL/ASL-6	60ns	15ns	110ns
KM48C2100A/AL/ALL/ASL-7	70ns	20ns	130ns
KM48C2100A/AL/ALL/ASL-8	80ns	20ns	150ns

- Fast Page Mode operation
- Byte Read/Write operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- TTL compatible inputs and outputs
- Early write or output enable controlled write
- Double+5.0V ± 10% power supply
- 2048 cycles/32ms refresh (Normal)
- 2048 cycles/128ms refresh (Low power & Self Ref.)
- 2048 cycles/256ms refresh (Super Low power)
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II)

GENERAL DESCRIPTION


The Samsung KM48C2100A/AL/ALL/ASL is a high speed CMOS 2,097,152 bit × 8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM48C2100A/AL/ALL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability provides on-chip auto refresh as an alternative to $\overline{\text{RAS}}$ -only refresh. All inputs and outputs are fully TTL compatible.


The KM48C2100A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)


• KM48C2100 AJ/ALJ/ALLJ/ASLJ



• KM48C2100 AT/ALT/ALLT/ASLT



• KM48C2100 ATR/ALTR/ALLTR/ASLTR



Pin Name	Pin Function
A0-A10	Address Inputs
DQ1-8	Data In/Out
Vss	Ground
$\bar{R}\bar{A}\bar{S}$	Row Address Strobe
$\bar{C}\bar{A}\bar{S}$	Column Address Strobe
\bar{W}	Read/Write Input
$\bar{O}\bar{E}$	Data Output Enable
Vcc	Power(+5V)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-1 to + 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-1 to + 7.0	V
Storage Temperature	T _{stg}	-55 to + 150	°C
Power Dissipation	P _D	1	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, T_A=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	—	V _{CC} + 1	V
Input Low Voltage	V _{IL}	-1.0	—	0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS and CAS Cycling @ t _{RC} =min.)	KM48C2100A/AL/ALL/ASL-5	I _{CC1}	-	110	mA
	KM48C2100A/AL/ALL/ASL-6			100	mA
	KM48C2100A/AL/ALL/ASL-7			90	mA
	KM48C2100A/AL/ALL/ASL-8			80	mA
Standby Current (RAS=CAS=W=V _{IH})	KM48C2100A	I _{CC2}	-	2	mA
	KM48C2100AL			1	mA
	KM48C2100ALL			1	mA
	KM48C2100ASL			1	mA
RAS-Only Refresh Current* (CAS=V _{IH} , RAS Cycling @ t _{RC} =min.)	KM48C2100A/AL/ALL/ASL-5	I _{CC3}	-	110	mA
	KM48C2100A/AL/ALL/ASL-6			100	mA
	KM48C2100A/AL/ALL/ASL-7			90	mA
	KM48C2100A/AL/ALL/ASL-8			80	mA
Fast Page Mode Current* (RAS=V _{IL} , CAS, Address Cycling @ t _{PC} =min.)	KM48C2100A/AL/ALL/ASL-5	I _{CC4}	-	90	mA
	KM48C2100A/AL/ALL/ASL-6			80	mA
	KM48C2100A/AL/ALL/ASL-7			70	mA
	KM48C2100A/AL/ALL/ASL-8			60	mA
Standby Current (RAS=CAS=W=V _{CC} -0.2V)	KM48C2100A	I _{CC5}	-	1	mA
	KM48C2100AL			300	μA
	KM48C2100ALL			200	μA
	KM48C2100ASL			200	μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @ t _{RC} =min.)	KM48C2100A/AL/ALL/ASL-5	I _{CC6}	-	110	mA
	KM48C2100A/AL/ALL/ASL-6			100	mA
	KM48C2100A/AL/ALL/ASL-7			90	mA
	KM48C2100A/AL/ALL/ASL-8			80	mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(V _{IH})=V _{CC} -0.2V Input Low Voltage(V _{IL})=0.2V CAS=CAS-Before-RAS Cycling or 0.2V D _{IN} =Don't Care T _{RC} =62.5μS(L-Ver.) 125μS(SL-Ver.), T _{RAS} ≤300ns	KM48C2100AL	I _{CC7}	-	400	μA
	KM48C2100ASL			300	μA

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Self Refresh Current $\overline{RAS}=\overline{CAS}=0.2V$ $\overline{W}=\overline{OE}=A_0-A_{10}=V_{CC}-0.2V$ or $0.2V$ $DQ_1-DQ_8=V_{CC}-0.2V, 0.2V$ or Open KM48C2100ALL	I _{CCS}	-	300	μA
Input Leakage Current (Any input $0 \leq V_{IN} \leq V_{CC}+0.5V$, all other pins not under test=0 volts.)	I _{I(L)}	-10	10	μA
Output Leakage Current (Data out is disabled, $0V \leq V_{OUT} \leq V_{CC}$)	I _{O(L)}	-10	10	μA
Output High Voltage Level (I _{OH} =-5mA)	V _{OH}	2.4	-	V
Output Low Voltage Level (I _{OL} =4.2mA)	V _{OL}	-	0.4	V

*NOTE: I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1} and I_{CC3}, Address can be changed maximum two times while $\overline{RAS}=V_{IL}$. In I_{CC4}, Address can be changed maximum once within one fast page cycle.

CAPACITANCE (T_A=25°C, V_{CC}=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A ₀ -A ₁₀)	C _{IN1}	-	6	pF
Input Capacitance (\overline{RAS} , \overline{CAS} , \overline{W} , \overline{OE})	C _{IN2}	-	7	pF
Input Capacitance (DQ ₁ -DQ ₈)	C _{DQ}	-	7	pF

AC CHARACTERISTICS (0°C ≤ T_a ≤ 70°C, V_{CC}=5.0V ± 10%, See notes 1,2)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	90		110		130		150		ns	
Read-modify-write cycle time	t _{RWC}	133		155		185		205		ns	
Access time from \overline{RAS}	t _{RAC}		50		60		70		80	ns	3,4,11
Access time from \overline{CAS}	t _{CAC}		13		15		20		20	ns	3,4,5
Access time from column address	t _{AA}		25		30		35		40	ns	3,11
\overline{CAS} to output in Low-Z	t _{CLZ}	0		0		0		0		ns	3
Output buffer turn-off delay	t _{OFF}	0	13	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	t _T	3	50	3	50	3	50	3	50	ns	2
\overline{RAS} precharge time	t _{RP}	30		40		50		60		ns	
\overline{RAS} pulse width	t _{RAS}	50	10,000	60	10,000	70	10,000	80	10,000	ns	
\overline{RAS} hold time	t _{RSH}	13		15		20		20		ns	
\overline{CAS} hold time	t _{CSH}	50		60		70		80		ns	
\overline{CAS} pulse width	t _{CAS}	13	10,000	15	10,000	20	10,000	20	10,000	ns	
\overline{RAS} to \overline{CAS} delay time	t _{RCD}	20	37	20	45	20	50	20	60	ns	4
\overline{RAS} to column address delay time	t _{RAD}	15	25	15	30	15	35	15	40	ns	11
\overline{CAS} to \overline{RAS} precharge time	t _{CRP}	5		5		5		5		ns	
Row address set-up time	t _{ASR}	0		0		0		0		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Row address hold time	tRAH	10		10		10		10		ns	
Column address set-up time	tASC	0		0		0		0		ns	
Column address hold time	tCAH	10		10		15		15		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	tAR	40		45		55		60		ns	6
Column address to $\overline{\text{RAS}}$ lead time	tRAL	25		30		35		40		ns	
Read command set-up time	tRCS	0		0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		0		0		0		ns	9
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		0		ns	
Write command hold time	tWCH	10		10		15		15		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	tWCR	40		45		55		60		ns	6
Write command pulse width	tWP	10		10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		15		20		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	13		15		20		20		ns	
Data set-up time	tDS	0		0		0		0		ns	10
Data hold time	tDH	10		10		15		15		ns	10
Data hold time referenced to $\overline{\text{RAS}}$	tDHR	40		45		55		60		ns	6
Refresh period (Normal)	tREF		32		32		32		32	ms	
Refresh period (Low power & Self Ref.)	tREF		128		128		128		128	ms	
Refresh period (Super Low power)	tREF		256		256		256		256	ms	
Write command set-up time	tWCS	0		0		0		0		ns	8
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tCWD	36		40		50		50		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	tRWD	73		85		100		110		ns	8
Column address to $\overline{\text{W}}$ delay time	tAWD	48		55		65		70		ns	8
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	10		10		10		10		ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	10		10		15		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	tRPC	5		5		5		5		ns	
$\overline{\text{CAS}}$ precharge time ($\overline{\text{C-B-R}}$ counter test cycle)	tCPT	20		20		30		30		ns	
Access time from $\overline{\text{CAS}}$ precharge	tCPA		30		35		40		45	ns	3
Fast Page mode cycle time	tPC	35		40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	76		85		100		105		ns	
$\overline{\text{CAS}}$ precharge time (Fast Page mode)	tCP	10		10		10		10		ns	
$\overline{\text{RAS}}$ pulse width (Fast Page mode)	tRASP	50	200000	60	200000	70	200000	80	200000	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	tRHCP	30		35		40		45		ns	
$\overline{\text{OE}}$ access time	tOEA		13		15		20		20	ns	
$\overline{\text{OE}}$ to data delay	tOED	13		15		20		20		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	tOEZ	0	13	0	15	0	20	0	20	ns	
$\overline{\text{OE}}$ command hold time	tOEH	13		15		20		20		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Write command set-up time (Test mode in)	tWTS	10		10		10		10		ns	
Write command hold time (Test mode in)	tWTH	10		10		10		10		ns	
\bar{W} to \bar{RAS} precharge time (\bar{C} - \bar{B} - \bar{R} refresh)	tWRP	10		10		10		10		ns	
\bar{W} to \bar{RAS} hold time (\bar{C} - \bar{B} - \bar{R} refresh)	tWRH	10		10		10		10		ns	
\bar{RAS} pulse width (\bar{C} - \bar{B} - \bar{R} self refresh)	tRASS	100		100		100		100		μ s	15
\bar{RAS} precharge time (\bar{C} - \bar{B} - \bar{R} self refresh)	tRPS	90		110		130		150		ns	15
\bar{CAS} hold time (\bar{C} - \bar{B} - \bar{R} self refresh)	tCHS	-50		-50		-50		-50		ns	15

TEST MODE CYCLE

(Note 12)


Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	95		115		135		155		ns	
Read-modify-write cycle time	tRWC	138		160		190		210		ns	
Access time from \bar{RAS}	tRAC		55		65		75		85	ns	3,4,11
Access time from \bar{CAS}	tCAC		18		20		25		25	ns	3,4,5
Access time from column address	tAA		30		35		40		45	ns	3,11
\bar{RAS} pulse width	tRAS	55	10,000	65	10,000	75	10,000	85	10,000	ns	
\bar{CAS} pulse width	tCAS	18	10,000	20	10,000	25	10,000	25	10,000	ns	
\bar{RAS} hold time	tRSH	18		20		25		25		ns	
\bar{CAS} hold time	tCSH	55		65		75		85		ns	
Column address to \bar{RAS} lead time	tRAL	30		35		40		45		ns	
\bar{CAS} to \bar{W} delay time	tCWD	41		45		55		55		ns	8
\bar{RAS} to \bar{W} delay time	tRWD	78		90		105		115		ns	8
Column address to \bar{W} delay time	tAWD	53		60		70		75		ns	8
Fast Page mode cycle time	tPC	40		45		50		55		ns	
Fast Page mode read-modify-write cycle time	tPRWC	81		90		105		110		ns	
\bar{RAS} pulse width (Fast Page Mode)	tRASP	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from \bar{CAS} precharge	tCPA		35		40		45		50	ns	3
\bar{OE} access time	tOEA		18		20		25		25	ns	
\bar{OE} to data delay	tOED	18		20		25		25		ns	
\bar{OE} command hold time	tOEH	18		20		25		25		ns	

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF
4. Operation within the $t_{rCD}(\max)$ limit insures that $t_{rAC}(\max)$ can be met. $t_{rCD}(\max)$ is specified as a reference point only. If t_{rCD} is greater than the specified $t_{rCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{rCD} \geq t_{rCD}(\max)$.
6. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{rAD}(\max)$.
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
8. t_{WCS} , t_{rWD} , t_{cWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$ the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{cWD} \geq t_{cWD}(\min)$, $t_{rWD} \geq t_{rWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either t_{rCR} or t_{rRH} must be satisfied for a read cycle.
10. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-write cycles.
11. Operation within the $t_{rAD}(\max)$ limit insures that $t_{rAC}(\max)$ can be met. $t_{rAD}(\max)$ is specified as a reference point only. If t_{rAD} is greater than the specified $t_{rAD}(\max)$ limit, then access time is controlled by t_{AA} .
12. These specifications are applied in the test mode.
13. In test mode read cycle, the value of t_{rAC} , t_{AA} , t_{CAC} is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
14. $t_{OFF}(\max)$ and $t_{OEZ}(\max)$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
15. 2048 cycle of burst refresh must be executed within 32ms before and after self refresh, in order to meet refresh specification.


TIMING DIAGRAMS

READ CYCLE




TIMING DIAGRAMS (Continued)

WRITE CYCLE (EARLY WRITE)




WRITE CYCLE (\overline{OE} CONTROLLED WRITE)




DON'T CARE

TIMING DIAGRAMS (Continued)

READ-MODIFY-WRITE CYCLE



FAST PAGE MODE READ CYCLE




DON'T CARE

TIMING DIAGRAMS (Continued)


RAS-ONLY REFRESH CYCLE

Note: \bar{W} , \bar{OE} = Don't care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: $\bar{W} = V_{IH}$, \bar{OE} , A = Don't Care




CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-version)

NOTE: \bar{W} , \bar{OE} , A = Don't Care




TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)




TIMING DIAGRAMS (Continued)


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




READ CYCLE



WRITE CYCLE



READ-MODIFY-WRITE




 DON'T CARE

PACKAGE DIMENSION


28-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



28-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)

Units: Inches (millimeters)



16M × 1 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

• **Performance range:**

	trAC	tcAC	trC
KM41V16000A/AL/ALL/ASL-6	60ns	15ns	110ns
KM41V16000A/AL/ALL/ASL-7	70ns	20ns	130ns
KM41V16000A/AL/ALL/ASL-8	80ns	20ns	150ns

- **Fast Page Mode operation**
- **CAS-before-RAS refresh capability**
- **RAS-only and Hidden Refresh capability**
- **Fast parallel test mode Capability**
- **TTL compatible inputs and outputs**
- **Common I/O using Early Write**
- **Double+3.3V ± 0.3V power supply**
- **4096 cycles/64ms refresh(Normal)**
- **4096 cycles/128ms refresh(Low power & Self Ref.)**
- **4096 cycles/256ms refresh(Super Low power)**
- **JEDEC standard pinout**
- **Available in plastic SOJ and TSOP(II) packages**

GENERAL DESCRIPTION


The Samsung KM41V16000A/AL/ALL/ASL is a high speed CMOS 16,777,216 bit × 1 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM41V16000A/AL/ALL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM41V16000A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)


• KM41V16000 AJ/ALJ/ALLJ/ASLJ
/AK/ALK/ALLK/ASLK

• KM41V16000 AT/ALT/ALLT/ASLT
/AS/ALS/ALLS/ASLS


• KM41V16000 ATR/ALTR/ALLTR/ASLTR
/ASR/ALSR/ALLSR/ASLSR



J : 400MIL
K : 300MIL



T : 400MIL(Forward)
S : 300MIL(Forward)



TR : 400MIL(Reverse)
SR : 300MIL(Reverse)

Pin Name	Pin Function
A0-A11	Address Inputs
D	Data In
Q	Data Out
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
Vcc	Power(+3.3V)
VDD	Ground
N.C.	No connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-0.5 ~ 4.6	V
Voltage on V _{DD} Supply Relative to Vss	V _{DD}	-0.5 ~ 4.6	V
Storage Temperature	T _{stg}	-55 to + 150	°C
Power Dissipation	P _D	1	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, T_A=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{DD}	3.0	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.0	—	V _{DD} + 0.3	V
Input Low Voltage	V _{IL}	-0.3	—	0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Operating Current* (\overline{RAS} and \overline{CAS} Cycling @trc=min.)	KM41V16000A/AL/ALL/ASL-6 KM41V16000A/AL/ALL/ASL-7 KM41V16000A/AL/ALL/ASL-8 I _{CC1}	-	80 70 60	mA mA mA
Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)	KM41V16000A KM41V16000AL KM41V16000ALL KM41V16000ASL I _{CC2}	-	2 1 1 1	mA mA mA mA
\overline{RAS} -Only Refresh Current* ($\overline{CAS}=V_{IH}$, \overline{RAS} Cycling @trc=min.)	KM41V16000A/AL/ALL/ASL-6 KM41V16000A/AL/ALL/ASL-7 KM41V16000A/AL/ALL/ASL-8 I _{CC3}	-	80 70 60	mA mA mA
Fast Page Mode Current* ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address Cycling @tpc=min.)	KM41V16000A/AL/ALL/ASL-6 KM41V16000A/AL/ALL/ASL-7 KM41V16000A/AL/ALL/ASL-8 I _{CC4}	-	70 60 50	mA mA mA
Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{DD-0.2V}$)	KM41V16000A KM41V16000AL KM41V16000ALL KM41V16000ASL I _{CC5}	-	1 300 200 200	mA μ A μ A μ A
\overline{CAS} -Before- \overline{RAS} Refresh Current* (\overline{RAS} and \overline{CAS} Cycling @trc=min.)	KM41V16000A/AL/ALL/ASL-6 KM41V16000A/AL/ALL/ASL-7 KM41V16000A/AL/ALL/ASL-8 I _{CC6}	-	80 70 60	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage (V _{IH})=V _{DD-0.2V} Input Low Voltage (V _{IL})=0.2V $\overline{CAS}=\overline{CAS}$ -Before- \overline{RAS} Cycling or 0.2V Din=Don't Care TRC=31.25 μ S(L-Ver), 62.5 μ S(SL-Ver), T _{TRAS} =T _{TRAS} min. ~300ns	KM41V16000AL KM41V16000ASL I _{CC7}	-	450 350	μ A μ A
Self Refresh Current $\overline{RAS}=\overline{CAS}=0.2V$ $\overline{W}=\overline{OE}=A_0-A_{11}=V_{DD-0.2V}$ or 0.2V D, Q=V _{DD-0.2V} , 0.2V or Open	KM41V16000ALL I _{CC8}	-	250	μ A

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input $0 \leq V_{IN} \leq V_{DD}+0.3V$, all other pins not under test=0 volts.)	$I_{(L)}$	-10	10	μA
Output Leakage Current (Data out is disabled, $0V \leq V_{OUT} \leq V_{DD}$)	$I_{o(L)}$	-10	10	μA
Output High Voltage Level ($I_{OH}=-2mA$)	V_{OH}	2.4	-	V
Output Low Voltage Level ($I_{OL}=2mA$)	V_{OL}	-	0.4	V

*NOTE: I_{CC1} , I_{CC3} , I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1} and I_{CC3} , Address can be changed maximum two times while $RAS=V_{IL}$. In I_{CC4} , Address can be changed maximum once within one fast page cycle.

CAPACITANCE ($T_A=25^\circ C$, $V_{DD}=3.3V$, $f=1MHz$)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (D)	C_{IN1}	-	7	pF
Input Capacitance (A_0-A_{11})	C_{IN2}	-	6	pF
Input Capacitance (\overline{RAS} , \overline{CAS} , \overline{W})	C_{IN3}	-	7	pF
Input Capacitance (Q)	C_{OUT}	-	7	pF

AC CHARACTERISTICS ($0^\circ C \leq T_A \leq 70^\circ C$, $V_{DD}=3.3V \pm 0.3V$, See notes 1,2)

Test Condition : $V_{ih}/V_{il}=2.0V/0.8V$, $V_{oh}/V_{ol}=2.0V/0.8V$, Output Loading $C_L=100pF$

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t_{RC}	110		130		150		ns	
Read-modify-write cycle time	t_{RWC}	155		185		205		ns	
Access time from \overline{RAS}	t_{RAC}		60		70		80	ns	3,4,11
Access time from \overline{CAS}	t_{CAC}		15		20		20	ns	3,4,5
Access time from column address	t_{AA}		30		35		40	ns	3,11
\overline{CAS} to output in Low-Z	t_{CLZ}	5		5		5		ns	3
Output buffer turn-off delay	t_{OFF}	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	t_T	3	50	3	50	3	50	ns	2
\overline{RAS} precharge time	t_{RP}	40		50		60		ns	
\overline{RAS} pulse width	t_{RAS}	60	10,000	70	10,000	80	10,000	ns	
\overline{RAS} hold time	t_{RSH}	15		20		20		ns	
\overline{CAS} hold time	t_{CSH}	60		70		80		ns	
\overline{CAS} pulse width	t_{CAS}	15	10,000	20	10,000	20	10,000	ns	
\overline{RAS} to \overline{CAS} delay time	t_{RCD}	20	45	20	50	20	60	ns	4
\overline{RAS} to column address delay time	t_{RAD}	15	30	15	35	15	40	ns	11
\overline{CAS} to \overline{RAS} precharge time	t_{CRP}	5		5		5		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Row address set-up time	tASR	0		0		0		ns	
Row address hold time	tRAH	10		10		10		ns	
Column address set-up time	tASC	0		0		0		ns	
Column address hold time	tCAH	10		15		15		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	tAR	45		55		60		ns	6
Column address to $\overline{\text{RAS}}$ lead time	tRAL	30		35		40		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		0		0		ns	9
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		ns	9
Write command hold time	tWCH	10		15		15		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	tWCR	45		55		60		ns	6
Write command pulse width	tWP	10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		20		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	tcWL	15		20		20		ns	
Data set-up time	tDS	0		0		0		ns	10
Data hold time	tDH	10		15		15		ns	10
Data hold time referenced to $\overline{\text{RAS}}$	tDHR	45		55		60		ns	6
Refresh period (Normal)	tREF		64		64		64	ms	
Refresh period (Low power & self Ref.)	tREF		128		128		128	ms	
Refresh period (Super Low power)	tREF		256		256		256	ms	
Write command set-up time	tWCS	0		0		0		ns	8
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tcWD	15		20		20		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	trWD	60		70		80		ns	8
Column address to $\overline{\text{W}}$ delay time	tAWD	30		35		40		ns	8
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	10		10		10		ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	10		15		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	trPC	5		5		5		ns	
$\overline{\text{CAS}}$ precharge time ($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ counter test cycle)	tcPT	20		30		30		ns	
Access time from $\overline{\text{CAS}}$ precharge	tcPA		35		40		45	ns	3
Fast Page mode cycle time	tpc	40		45		50		ns	
Fast Page mode read-modify-write cycle time	tpRWC	60		70		75		ns	
$\overline{\text{CAS}}$ precharge time (Fast Page mode)	tcp	10		10		10		ns	
$\overline{\text{RAS}}$ pulse width (Fast Page mode)	trASP	60	200,000	70	200,000	80	200,000	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	trHCP	35		40		45		ns	
Write command set-up time (Test mode in)	twTS	10		10		10		ns	
Write command hold time (Test mode in)	twTH	10		10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time ($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ refresh)	twRP	10		10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time ($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ refresh)	twRH	10		10		10		ns	
$\overline{\text{RAS}}$ pulse width ($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ refresh)	trASS	100		100		100		μs	15
$\overline{\text{RAS}}$ precharge time ($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ refresh)	trPS	110		130		150		ns	15
$\overline{\text{CAS}}$ hold time ($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ refresh)	tchs	-50		-50		-50		ns	15

TEST MODE CYCLE

(Note.12)


Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	trc	115		135		155		ns	
Read-modify-write cycle time	trwc	160		190		210		ns	
Access time from RAS	trac		65		75		85	ns	3,4,11
Access time from CAS	tcac		20		25		25	ns	3,4,5
Access time from column address	tAA		35		40		45	ns	3,11
RAS pulse width	trAS	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcAS	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trSH	20		25		25		ns	
CAS hold time	tCSH	65		75		85		ns	
Column address to RAS lead time	trAL	35		40		45		ns	
CAS to W delay time	tcWD	20		25		25		ns	8
RAS to W delay time	trWD	65		75		85		ns	8
Column address to W delay time	tAWD	35		40		45		ns	8
Fast Page mode cycle time	tpc	45		50		55		ns	
Fast Page mode read-modify-write cycle time	tpRWC	65		75		80		ns	
RAS pulse width (Fast Page Mode)	trASP	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tCPA		40		45		50	ns	3

NOTES


- An initial pause of 200µs is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
- V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH}(min) and V_{IL}(max) are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 100pF and V_{oh}=2.0V(I_{OUT}=2mA), V_{ol}=0.8V(I_{OUT}=2mA)
- Operation within the trCD(max) limit insures that trAC(max) can be met. trCD(max) is specified as a reference point only. If trCD is greater than the specified trCD(max) limit, then access time is controlled exclusively by tcAC.
- Assumes that trCD ≥ trCD (max).
- tAR, tWCR, tDHR are referenced to trAD(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
- twCS, trWD, tcWD and tAWD are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twCS ≥ twCS(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcWD ≥ tcWD(min), trWD ≥ trWD(min) and tAWD ≥ tAWD(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either trCH or trRH must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- Operation within the trAD(max) limit insures that trAC(max) can be met. trAD(max) is specified as a reference point only. If trAD is greater than the specified trAD(max) limit, then access time is controlled by tAA.
- These specifications are applied in the test mode.
- In test mode read cycle, the value of trAC, tAA, tcAC is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- tOFF(max) and tOEZ(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 4096 cycle of burst refresh must be executed within 64ms before and after self refresh, in order to meet refresh specification.

TIMING DIAGRAMS

READ CYCLE




WRITE CYCLE (EARLY WRITE)




 DON'T CARE

TIMING DIAGRAMS (Continued)

FAST PAGE MODE WRITE CYCLE (EARLY WRITE)



FAST PAGE MODE READ-WRITE CYCLE




 DON'T CARE

TIMING DIAGRAMS (Continued)


RAS-ONLY REFRESH CYCLE

Note: \bar{W} , \bar{OE} = Don't care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: $\bar{W}=V_{IH}$, \bar{OE} , A =Don't Care




CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-version)

NOTE: \bar{W} , \bar{OE} , A =Don't Care




TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)



 DON'T CARE

TIMING DIAGRAMS (Continued)


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



TIMING DIAGRAMS (Continued)

TEST MODE IN CYCLE

Note: D, Address: Don't Care



TEST MODE DESCRIPTION


The KM41V16000A/AL/ALL/ASL is the RAM organized 16,777,216 words by 1 bit, it is internally organized 1, 048,576 words by 16 bits. In "Test Mode", data are written into 16 sectors in parallel and retrieved the same way. Column address bit A₀, A₁, A₁₀ and A₁₁ are not used. If, upon reading, 16 bits are equal (all "1"s or "0"s) the Q pin indicates a "1". If they were not equal, the Q pin would indicate a "0". In

"Test Mode", the 16M DRAM can be tested as if it were a 1M x 1 DRAM. W, CAS-BEFORE-RAS Cycle (Test Mode in Cycle) puts the device into "Test Mode". And "CAS-BEFORE-RAS REFRESH CYCLE" or "RAS-only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/16 in cases of N test pattern).


PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (300MIL)

Units: Inches (millimeters)




24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II) (300MIL, Forward and Reverse Type)




PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (400MIL)

Units: Inches (millimeters)



24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE (400MIL, Forward and Reverse Type)



4M × 4 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

• **Performance range:**

	t _{RAC}	t _{CAC}	t _{RC}
KM44V4000A/AL/ALL/ASL-6	60ns	15ns	110ns
KM44V4000A/AL/ALL/ASL-7	70ns	20ns	130ns
KM44V4000A/AL/ALL/ASL-8	80ns	20ns	150ns

- **Fast Page Mode operation**
- **CAS-before-RAS refresh capability**
- **RAS-only and Hidden Refresh capability**
- **Fast parallel test mode Capability**
- **TTL compatible inputs and outputs**
- **Early Write or output enable controlled write**
- **Double+3.3V ± 0.3V power supply**
- **4096 cycles/64ms refresh (Normal DRAM)**
- **4096 cycles/128ms refresh (Low power & Self Ref.)**
- **4096 cycles/256ms refresh (Super Low power)**
- **JEDEC standard pinout**
- **Available in plastic SOJ and TSOP(II)**

GENERAL DESCRIPTION


The Samsung KM44V4000A/AL/ALL/ASL is a high speed CMOS 4,194,304 bit × 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM44V4000A/AL/ALL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.


The KM44V4000A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)

• KM44V4000 AJ/ALJ/ALLJ/ASLJ
/AK/ALK/ALLK/ASLK




J : 400MIL
K : 300MIL

• KM44V4000 AT/ALT/ALLT/ASLT
/AS/ALS/ALLS/ASLS



T : 400MIL(Forward)
S : 300MIL(Forward)

• KM44V4000 ATR/ALTR/ALLTR/ASLTR
/ASR/ALSR/ALLSR/ASLSR



TR : 400MIL(Reverse)
SR : 300MIL(Reverse)

Pin Name	Pin Function
A0-A11	Address Inputs
DQ1-4	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
OE	Data Output Enable
VDD	Power(+3.3V)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-0.5 ~ 4.6	V
Voltage on V _{DD} Supply Relative to Vss	V _{DD}	-0.5 ~ 4.6	V
Storage Temperature	T _{stg}	-55 to + 150	°C
Power Dissipation	P _D	1	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, T_A=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{DD}	3.0	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.0	—	V _{DD} + 0.3	V
Input Low Voltage	V _{IL}	-0.3	—	0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Operating Current* (RAS and CAS Cycling @ t _{RC} =min.)	KM44V4000A/AL/ALL/ASL-6	I _{CC1}	-	80	mA
	KM44V4000A/AL/ALL/ASL-7			70	mA
	KM44V4000A/AL/ALL/ASL-8			60	mA
Standby Current (RAS=CAS=W=V _{IH})	KM44V4000A	I _{CC2}	-	2	mA
	KM44V4000AL			1	mA
	KM44V4000ALL			1	mA
	KM44V4000ASL			1	mA
RAS-Only Refresh Current* (CAS=V _{IH} , RAS Cycling @ t _{RC} =min.)	KM44V4000A/AL/ALL/ASL-6	I _{CC3}	-	80	mA
	KM44V4000A/AL/ALL/ASL-7			70	mA
	KM44V4000A/AL/ALL/ASL-8			60	mA
Fast Page Mode Current* (RAS=V _{IL} , CAS, Address Cycling @ t _{PC} =min.)	KM44V4000A/AL/ALL/ASL-6	I _{CC4}	-	70	mA
	KM44V4000A/AL/ALL/ASL-7			60	mA
	KM44V4000A/AL/ALL/ASL-8			50	mA
Standby Current (RAS=CAS=W=V _{DD} -0.2V)	KM44V4000A	I _{CC5}	-	1	mA
	KM44V4000AL			300	μA
	KM44V4000ALL			200	μA
	KM44V4000ASL			200	μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @ t _{RC} =min.)	KM44V4000A/AL/ALL/ASL-6	I _{CC6}	-	80	mA
	KM44V4000A/AL/ALL/ASL-7			70	mA
	KM44V4000A/AL/ALL/ASL-8			60	mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage (V _{IH})=V _{DD} -0.2V Input Low Voltage (V _{IL})=0.2V CAS=CAS-Before-RAS Cycling or 0.2V DIN=Don't Care T _{RC} =31.25μS(L-Ver.) 62.5μS(SL-Ver.), T _{RAS} =T _{RAS} min.~300ns	KM44V4000AL KM44V4000ASL	I _{CC7}	-	450	μA
				350	μA
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A11=V _{DD} -0.2V or 0.2V DQ1~DQ4=V _{DD} -0.2V, 0.2V or Open	KM44V4000ALL	I _{CC8}	-	250	μA

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input $0 \leq V_{IN} \leq V_{DD}+0.3V$, all other pins not under test=0 volts.)	I_{IL}	-10	10	μA
Output Leakage Current (Data out is disabled, $0V \leq V_{OUT} \leq V_{DD}$)	I_{OL}	-10	10	μA
Output High Voltage Level ($I_{OH}=-2mA$)	V_{OH}	2.4	-	V
Output Low Voltage Level ($I_{OL}=2mA$)	V_{OL}	-	0.4	V

*NOTE: I_{CC1} , I_{CC3} , I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1} and I_{CC3} , Address can be changed maximum two times while $RAS=V_{IL}$. In I_{CC4} , Address can be changed maximum once within one fast page cycle.

CAPACITANCE ($T_A=25^\circ C$, $V_{DD}=3.3V$, $f=1MHz$)

Parameter	Symbol	Min	Max	Unit
Input Capacitance ($A_0 \sim A_{11}$)	C_{IN1}	-	6	pF
Input Capacitance (\overline{RAS} , \overline{CAS} , W , \overline{OE})	C_{IN2}	-	7	pF
Output Capacitance ($DQ_1 \sim DQ_4$)	C_{DQ}	-	7	pF

AC CHARACTERISTICS ($0^\circ C \leq T_A \leq 70^\circ C$, $V_{DD}=3.3V \pm 0.3V$, See notes 1,2)

Test Condition : $V_{ih}/V_{il}=2.0V/0.8V$, $V_{oh}/V_{ol}=2.0V/0.8V$, Output Loading $C_L=100pF$

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t_{RC}	110		130		150		ns	
Read-modify-write cycle time	t_{RWC}	155		185		205		ns	
Access time from \overline{RAS}	t_{RAC}		60		70		80	ns	3,4,11
Access time from \overline{CAS}	t_{CAC}		15		20		20	ns	3,4,5
Access time from column address	t_{AA}		30		35		40	ns	3,11
\overline{CAS} to output in Low-Z	t_{CLZ}	0		0		0		ns	3
Output buffer turn-off delay	t_{OFF}	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	t_T	3	50	3	50	3	50	ns	2
\overline{RAS} precharge time	t_{RP}	40		50		60		ns	
\overline{RAS} pulse width	t_{RAS}	60	10,000	70	10,000	80	10,000	ns	
\overline{RAS} hold time	t_{RSH}	15		20		20		ns	
\overline{CAS} hold time	t_{CSH}	60		70		80		ns	
\overline{CAS} pulse width	t_{CAS}	15	10,000	20	10,000	20	10,000	ns	
\overline{RAS} to \overline{CAS} delay time	t_{RCD}	20	45	20	50	20	60	ns	4
\overline{RAS} to column address delay time	t_{RAD}	15	30	15	35	15	40	ns	11
\overline{CAS} to \overline{RAS} precharge time	t_{CRP}	5		5		5		ns	
Row address set-up time	t_{ASR}	0		0		0		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Row address hold time	trAH	10		10		10		ns	
Column address set-up time	tASC	0		0		0		ns	
Column address hold time	tCAH	10		15		15		ns	
Column address hold time referenced to \overline{RAS}	tAR	45		55		60		ns	6
Column address to \overline{RAS} lead time	trAL	30		35		40		ns	
Read command set-up time	trCS	0		0		0		ns	
Read command hold time referenced to \overline{CAS}	trCH	0		0		0		ns	9
Read command hold time referenced to \overline{RAS}	trRH	0		0		0		ns	9
Write command hold time	twCH	10		15		15		ns	
Write command hold time referenced to \overline{RAS}	twCR	45		55		60		ns	6
Write command pulse width	tWP	10		15		15		ns	
Write command to \overline{RAS} lead time	trWL	15		20		20		ns	
Write command to \overline{CAS} lead time	tcWL	15		20		20		ns	
Data set-up time	tDS	0		0		0		ns	10
Data hold time	tDH	10		15		15		ns	10
Data hold time referenced to \overline{RAS}	tdHR	45		55		60		ns	6
Refresh period (Normal DRAM only)	tREF		64		64		64	ms	
Refresh period (Low power & Self Ref.)	tREF		128		128		128	ms	
Refresh period (Super Low power)	tREF		256		256		256	ms	
Write command set-up time	twCS	0		0		0		ns	8
\overline{CAS} to \overline{W} delay time	tcWD	40		50		50		ns	8
\overline{RAS} to \overline{W} delay time	trWD	85		100		110		ns	8
Column address to \overline{W} delay time	tAWD	55		65		70		ns	8
\overline{CAS} set-up time (\overline{CAS} -before- \overline{RAS} refresh)	tCSR	10		10		10		ns	
\overline{CAS} hold time (\overline{CAS} -before- \overline{RAS} refresh)	tCHR	10		15		15		ns	
\overline{RAS} to \overline{CAS} precharge time	trPC	5		5		5		ns	
\overline{CAS} precharge time (\overline{C} - \overline{B} - \overline{R} counter test cycle)	tcPT	20		30		30		ns	
Access time from \overline{CAS} precharge	tcPA		35		40		45	ns	3
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	85		100		105		ns	
\overline{CAS} precharge time (Fast Page mode)	tCP	10		10		10		ns	
\overline{RAS} pulse width (Fast Page mode)	trASP	60	200,000	70	200,000	80	200,000	ns	
\overline{RAS} hold time from \overline{CAS} precharge	trHCP	35		40		45		ns	
\overline{OE} access time	toEA		15		20		20	ns	
\overline{OE} to data delay	toED	15		20		20		ns	
Output buffer turn off delay time from \overline{OE}	toEZ	0	15	0	20	0	20	ns	
\overline{OE} command hold time	toEH	15		20		20		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Write command set-up time (Test mode in)	tWTS	10		10		10		ns	
Write command hold time (Test mode in)	tWTH	10		10		10		ns	
\bar{W} to \bar{RAS} precharge time (\bar{C} -B- \bar{R} refresh)	tWRP	10		10		10		ns	
\bar{W} to \bar{RAS} hold time (\bar{C} -B- \bar{R} refresh)	tWRH	10		10		10		ns	
\bar{RAS} pulse width (\bar{C} -B- \bar{R} self refresh)	trASS	100		100		100		μ s	15
\bar{RAS} precharge time (\bar{C} -B- \bar{R} self refresh)	trPS	110		130		150		ns	15
\bar{CAS} hold time (\bar{C} -B- \bar{R} self refresh)	tCHS	-50		-50		-50		ns	15

TEST MODE CYCLE


(Note.12)

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	trc	115		135		155		ns	
Read-modify-write cycle time	trWC	160		190		210		ns	
Access time from \bar{RAS}	trAC		65		75		85	ns	3,4,11
Access time from \bar{CAS}	tcAC		20		25		25	ns	3,4,5
Access time from column address	tAA		35		40		45	ns	3,11
\bar{RAS} pulse width	trAS	65	10,000	75	10,000	85	10,000	ns	
\bar{CAS} pulse width	tcAS	20	10,000	25	10,000	25	10,000	ns	
\bar{RAS} hold time	trSH	20		25		25		ns	
\bar{CAS} hold time	tcSH	65		75		85		ns	
Column address to \bar{RAS} lead time	trAL	35		40		45		ns	
\bar{CAS} to \bar{W} delay time	tcWD	45		55		55		ns	8
\bar{RAS} to \bar{W} delay time	trWD	90		105		115		ns	8
Column address to \bar{W} delay time	tAWD	60		70		75		ns	8
Fast Page mode cycle time	tpc	45		50		55		ns	
Fast Page mode read-modify-write cycle time	tpRWC	90		105		110		ns	
\bar{RAS} pulse width (Fast Page Mode)	trASP	65	200,000	75	200,000	85	200,000	ns	
Access time from \bar{CAS} precharge	tcPA		40		45		50	ns	3
\bar{OE} access time	toEA		20		25		25	ns	
\bar{OE} to data delay	toED	20		25		25		ns	
\bar{OE} command hold time	toEH	20		25		25		ns	

NOTES


1. An initial pause of 200 μ s is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 100pF and $V_{oh}=2.0V(I_{out}=2mA)$, $V_{ol}=0.8V(I_{out}=2mA)$
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{RAD}(\max)$.
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
8. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$ the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
10. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-write cycles.
11. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
12. These specifications are applied in the test mode.
13. In test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
14. $t_{OFF}(\max)$ and $t_{OEZ}(\max)$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
15. 4096 cycle of burst refresh must be executed within 64ms before and after self refresh, in order to meet refresh specification.

TIMING DIAGRAMS
READ CYCLE




TIMING DIAGRAMS (Continued)

WRITE CYCLE (EARLY CYCLE)



WRITE CYCLE (\overline{OE} CONTROLLED WRITE)




 DON'T CARE

TIMING DIAGRAMS (Continued)


RAS-ONLY REFRESH CYCLE

Note: \overline{W} , \overline{OE} = Don't care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: $\overline{W} = V_{IH}$, \overline{OE} , A = Don't Care



CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-version)


NOTE: \overline{W} , \overline{OE} , A = Don't Care




 DON'T CARE

TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)



 DON'T CARE

TIMING DIAGRAMS (Continued)


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



TIMING DIAGRAMS (Continued)

TEST MODE IN CYCLE

Note: \overline{OE} , Address: Don't Care



TEST MODE DESCRIPTION


The KM44V4000A/AL/ALL/ASL is the RAM organized 4,194,304 words by 4 bit, it is internally organized 1, 048,576 words by 16 bits. In "Test Mode", data are written into 16 sectors in parallel and retrieved the same way. Column address bit A_0 and A_1 are not used. If, upon reading, four bits on one D/Q pin are equal (all "1"s or "0"s) the D/Q pin indicates a "1". If they were not equal, the D/Q pin would indicate a "0". In "Test

Mode", the $4M \times 4$ DRAM can be tested as if it were a $1M \times 4$ DRAM. \overline{W} , CAS-BEFORE-RAS Cycle (Test Mode in Cycle) puts the device into "Test Mode". And "CAS-BEFORE-RAS REFRESH CYCLE" or "RAS-only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/4 in cases of N test pattern).


PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (300MIL)

Units: Inches (millimeters)




24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II) (300MIL, Forward and Reverse Type)




PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (400MIL)

Units: Inches (millimeters)



24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE
(400MIL, Forward and Reverse Type)



4M × 4 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

• **Performance range:**

	trAC	tcAC	trc
KM44V4100A/AL/ALL/ASL-6	60ns	15ns	110ns
KM44V4100A/AL/ALL/ASL-7	70ns	20ns	130ns
KM44V4100A/AL/ALL/ASL-8	80ns	20ns	150ns

- **Fast Page Mode operation**
- **CAS-before-RAS refresh capability**
- **RAS-only and Hidden Refresh capability**
- **Fast parallel test mode Capability**
- **TTL compatible inputs and outputs**
- **Early Write or output enable controlled write**
- **Double+3.3V ± 0.3V power supply**
- **2048 cycles/32ms refresh (Normal DRAM)**
- **2048 cycles/128ms refresh (Low power & Self Ref.)**
- **2048 cycles/256ms refresh (Super Low power)**
- **JEDEC standard pinout**
- **Available in plastic SOJ and TSOP(II)**

GENERAL DESCRIPTION


The Samsung KM44V4100A/AL/ALL/ASL is a high speed CMOS 4,194,304 bit × 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM44V4100A/AL/ALL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability provides on-chip auto refresh as an alternative to $\overline{\text{RAS}}$ -only refresh. All inputs and outputs are fully TTL compatible.


The KM44V4100A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)

• KM44V4100 AJ/ALJ/ALLJ/ASLJ
/AK/ALK/ALLK/ASLK




J : 400MIL
K : 300MIL

• KM44V4100 AT/ALT/ALLT/ASLT
/AS/ALS/ALLS/ASLS



T : 400MIL(Forward)
S : 300MIL(Forward)

• KM44V4100 ATR/ALTR/ALLTR/ASLTR
/ASR/ALSR/ALLSR/ASLSR



TR : 400MIL(Reverse)
SR : 300MIL(Reverse)

Pin Name	Pin Function
A0-A10	Address Inputs
DQ1-4	Data In/Out
Vss	Ground
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{W}}$	Read/Write Input
$\overline{\text{OE}}$	Data Output Enable
VDD	Power(+3.3V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-0.5 ~ 4.6	V
Voltage on V _{DD} Supply Relative to Vss	V _{DD}	-0.5 ~ 4.6	V
Storage Temperature	T _{stg}	-55 to + 150	°C
Power Dissipation	P _d	1	W
Short Circuit Output Current	I _{os}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, T_A=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{DD}	3.0	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.0	—	V _{DD} + 0.3	V
Input Low Voltage	V _{IL}	-0.3	—	0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Operating Current* ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Cycling @trc=min.)	KM44V4100A/AL/ALL/ASL-6	I _{CC1}	-	100	mA
	KM44V4100A/AL/ALL/ASL-7			90	mA
	KM44V4100A/AL/ALL/ASL-8			80	mA
Standby Current ($\overline{\text{RAS}}=\overline{\text{CAS}}=\overline{\text{W}}=V_{IH}$)	KM44V4100A	I _{CC2}	-	2	mA
	KM44V4100AL			1	mA
	KM44V4100ALL			1	mA
	KM44V4100ASL			1	mA
$\overline{\text{RAS}}$ -Only Refresh Current* ($\overline{\text{CAS}}=V_{IH}$, $\overline{\text{RAS}}$ Cycling @trc=min.)	KM44V4100A/AL/ALL/ASL-6	I _{CC3}	-	100	mA
	KM44V4100A/AL/ALL/ASL-7			90	mA
	KM44V4100A/AL/ALL/ASL-8			80	mA
Fast Page Mode Current* ($\overline{\text{RAS}}=V_{IL}$, $\overline{\text{CAS}}$, Address Cycling @tpc=min.)	KM44V4100A/AL/ALL/ASL-6	I _{CC4}	-	80	mA
	KM44V4100A/AL/ALL/ASL-7			70	mA
	KM44V4100A/AL/ALL/ASL-8			60	mA
Standby Current ($\overline{\text{RAS}}=\overline{\text{CAS}}=\overline{\text{W}}=V_{DD}-0.2V$)	KM44V4100A	I _{CC5}	-	1	mA
	KM44V4100AL			300	μA
	KM44V4100ALL			200	μA
	KM44V4100ASL			200	μA
$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Current* ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Cycling @trc=min.)	KM44V4100A/AL/ALL/ASL-6	I _{CC6}	-	100	mA
	KM44V4100A/AL/ALL/ASL-7			90	mA
	KM44V4100A/AL/ALL/ASL-8			80	mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage (V _{IH})=V _{DD} -0.2V Input Low Voltage (V _{IL})=0.2V $\overline{\text{CAS}}=\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Cycling or 0.2V $\overline{\text{DIN}}$ =Don't Care TRC=62.5μS(L-Ver.) 125μS(SL-Ver.), TRAS=TRAS min. ~300ns	KM44V4100AL	I _{CC7}	-	400	μA
	KM44V4100ASL			300	μA
Self Refresh Current $\overline{\text{RAS}}=\overline{\text{CAS}}=0.2V$ $\overline{\text{W}}=\overline{\text{OE}}=A_0-A_{10}=V_{DD}-0.2V$ or 0.2V DQ1~DQ4=V _{DD} -0.2V, 0.2V or Open	KM44V4100ALL	I _{CC8}	-	250	μA

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input $0 \leq V_{IN} \leq V_{DD} + 0.3V$, all other pins not under test = 0 volts.)	$I_{i(L)}$	-10	10	μA
Output Leakage Current (Data out is disabled, $0V \leq V_{OUT} \leq V_{DD}$)	$I_{o(L)}$	-10	10	μA
Output High Voltage Level ($I_{OH} = -2mA$)	V_{OH}	2.4	-	V
Output Low Voltage Level ($I_{OL} = 2mA$)	V_{OL}	-	0.4	V

*NOTE: I_{CC1} , I_{CC3} , I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1} and I_{CC3} , Address can be changed maximum two times while $\overline{RAS} = V_{IL}$. In I_{CC4} , Address can be changed maximum once within one fast page cycle.

CAPACITANCE ($T_A = 25^\circ C$, $V_{DD} = 3.3V$, $f = 1MHz$)

Parameter	Symbol	Min	Max	Unit
Input Capacitance ($A_0 - A_{10}$)	C_{IN1}	-	6	pF
Input Capacitance (\overline{RAS} , \overline{CAS} , \overline{W} , \overline{OE})	C_{IN2}	-	7	pF
Input Capacitance ($DQ_1 - DQ_4$)	C_{DQ}	-	7	pF

AC CHARACTERISTICS ($0^\circ C \leq T_A \leq 70^\circ C$, $V_{DD} = 3.3V \pm 0.3V$, See notes 1,2)

Test Condition : $V_{ih}/V_{il} = 2.0V/0.8V$, $V_{oh}/V_{ol} = 2.0V/0.8V$, Output Loading $C_L = 100pF$

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t_{RC}	110		130		150		ns	
Read-modify-write cycle time	t_{RWC}	155		185		205		ns	
Access time from \overline{RAS}	t_{RAC}		60		70		80	ns	3,4,11
Access time from \overline{CAS}	t_{CAC}		15		20		20	ns	3,4,5
Access time from column address	t_{AA}		30		35		40	ns	3,11
\overline{CAS} to output in Low-Z	t_{CLZ}	0		0		0		ns	3
Output buffer turn-off delay	t_{OFF}	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	t_r	3	50	3	50	3	50	ns	2
\overline{RAS} precharge time	t_{RP}	40		50		60		ns	
\overline{RAS} pulse width	t_{RAS}	60	10,000	70	10,000	80	10,000	ns	
\overline{RAS} hold time	t_{RSH}	15		20		20		ns	
\overline{CAS} hold time	t_{CSH}	60		70		80		ns	
\overline{CAS} pulse width	t_{CAS}	15	10,000	20	10,000	20	10,000	ns	
\overline{RAS} to \overline{CAS} delay time	t_{RCD}	20	45	20	50	20	60	ns	4
\overline{RAS} to column address delay time	t_{RAD}	15	30	15	35	15	40	ns	11
\overline{CAS} to \overline{RAS} precharge time	t_{CRP}	5		5		5		ns	
Row address set-up time	t_{ASR}	0		0		0		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Row address hold time	t _{RAH}	10		10		10		ns	
Column address set-up time	t _{ASC}	0		0		0		ns	
Column address hold time	t _{CAH}	10		15		15		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t _{AR}	45		55		60		ns	6
Column address to $\overline{\text{RAS}}$ lead time	t _{RAL}	30		35		40		ns	
Read command set-up time	t _{RCS}	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	t _{RCH}	0		0		0		ns	9
Read command hold time referenced to $\overline{\text{RAS}}$	t _{RRH}	0		0		0		ns	9
Write command hold time	t _{WCH}	10		15		15		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	t _{WCR}	45		55		60		ns	6
Write command pulse width	t _{WP}	10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	t _{RWL}	15		20		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	t _{CWL}	15		20		20		ns	
Data set-up time	t _{DS}	0		0		0		ns	10
Data hold time	t _{DH}	10		15		15		ns	10
Data hold time referenced to $\overline{\text{RAS}}$	t _{DHR}	45		55		60		ns	6
Refresh period (Normal DRAM only)	t _{REF}		32		32		32	ms	
Refresh period (Low power & Self Ref.)	t _{REF}		128		128		128	ms	
Refresh period (Super Low power)	t _{REF}		256		256		256	ms	
Write command set-up time	t _{WCS}	0		0		0		ns	8
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	t _{CWD}	40		50		50		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	t _{RWD}	85		100		110		ns	8
Column address to $\overline{\text{W}}$ delay time	t _{AWD}	55		65		70		ns	8
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	t _{CSR}	10		10		10		ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	t _{CHR}	10		15		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t _{RPC}	5		5		5		ns	
$\overline{\text{CAS}}$ precharge time ($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ counter test cycle)	t _{CPT}	20		30		30		ns	
Access time from $\overline{\text{CAS}}$ precharge	t _{CPA}		35		40		45	ns	3
Fast Page mode cycle time	t _{PC}	40		45		50		ns	
Fast Page mode read-modify-write cycle time	t _{PRWC}	85		100		105		ns	
$\overline{\text{CAS}}$ precharge time (Fast Page mode)	t _{CP}	10		10		10		ns	
$\overline{\text{RAS}}$ pulse width (Fast Page mode)	t _{RASP}	60	200,000	70	200,000	80	200,000	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	t _{RHCP}	35		40		45		ns	
$\overline{\text{OE}}$ access time	t _{OEA}		15		20		20	ns	
$\overline{\text{OE}}$ to data delay	t _{OED}	15		20		20		ns	
Out put buffer turn off delay time from $\overline{\text{OE}}$	t _{OEZ}	0	15	0	20	0	20	ns	
$\overline{\text{OE}}$ command hold time	t _{OEH}	15		20		20		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Write command set-up time (Test mode in)	twTS	10		10		10		ns	
Write command hold time (Test mode in)	twTH	10		10		10		ns	
\bar{W} to \bar{RAS} precharge time (\bar{C} - B - \bar{R} refresh)	tWRP	10		10		10		ns	
\bar{W} to \bar{RAS} hold time (\bar{C} - B - \bar{R} refresh)	tWRH	10		10		10		ns	
\bar{RAS} pulse width (\bar{C} - B - \bar{R} self refresh)	trASS	100		100		100		μ s	15
\bar{RAS} precharge time (\bar{C} - B - \bar{R} self refresh)	trPS	110		130		150		ns	15
\bar{CAS} hold time (\bar{C} - B - \bar{R} self refresh)	tCHS	-50		-50		-50		ns	15

TEST MODE CYCLE


(Note.12)

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	trC	115		135		155		ns	
Read-modify-write cycle time	trWC	160		190		210		ns	
Access time from \bar{RAS}	trAC		65		75		85	ns	3,4,11
Access time from \bar{CAS}	tcAC		20		25		25	ns	3,4,5
Access time from column address	tAA		35		40		45	ns	3,11
\bar{RAS} pulse width	trAS	65	10,000	75	10,000	85	10,000	ns	
\bar{CAS} pulse width	tcAS	20	10,000	25	10,000	25	10,000	ns	
\bar{RAS} hold time	trSH	20		25		25		ns	
\bar{CAS} hold time	tCSH	65		75		85		ns	
Column address to \bar{RAS} lead time	trAL	35		40		45		ns	
\bar{CAS} to \bar{W} delay time	tcWD	45		55		55		ns	8
\bar{RAS} to \bar{W} delay time	trWD	90		105		115		ns	8
Column address to \bar{W} delay time	tAWD	60		70		75		ns	8
Fast Page mode cycle time	tpC	45		50		55		ns	
Fast Page mode read-modify-write cycle time	tprWC	90		105		110		ns	
\bar{RAS} pulse width (Fast Page Mode)	trASP	65	200,000	75	200,000	85	200,000	ns	
Access time from \bar{CAS} precharge	tcPA		40		45		50	ns	3
\bar{OE} access time	toEA		20		25		25	ns	
\bar{OE} to data delay	toED	20		25		25		ns	
\bar{OE} command hold time	toEH	20		25		25		ns	

NOTES


1. An initial pause of 200 μ s is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 100pF and $V_{oh}=2.0V(I_{OUT}=2mA)$, $V_{ol}=0.8V(I_{OUT}=2mA)$
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{RAD}(\max)$.
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
8. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$ the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
10. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-write cycles.
11. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
12. These specifications are applied in the test mode.
13. In test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
14. $t_{OFF}(\max)$ and $t_{OEZ}(\max)$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
15. 2048 cycle of burst refresh must be executed within 32ms before and after self refresh, in order to meet refresh specification.

TIMING DIAGRAMS
READ CYCLE




TIMING DIAGRAMS (Continued)

WRITE CYCLE (EARLY CYCLE)



WRITE CYCLE (\overline{OE} CONTROLLED WRITE)




 DONT CARE

TIMING DIAGRAMS (Continued)


RAS-ONLY REFRESH CYCLE

Note: \bar{W} , \bar{OE} = Don't care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: $\bar{W}=V_{IH}$, \bar{OE} , A=Don't Care




CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-version)

NOTE: \bar{W} , \bar{OE} , A=Don't Care




TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)



 DON'T CARE

TIMING DIAGRAMS (Continued)


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



TIMING DIAGRAMS (Continued)

TEST MODE IN CYCLE

Note: \overline{OE} , Address: Don't Care



TEST MODE DESCRIPTION


The KM44V4100A/AL/ALL/ASL is the RAM organized 4,194,304 words by 4 bit, it is internally organized 1,048,576 words by 16 bits. In "Test Mode", data are written into 16 sectors in parallel and retrieved the same way. Column address bit A₀ and A₁ are not used. If, upon reading, four bits on one D/Q pin are equal (all "1"s or "0"s) the D/Q pin indicates a "1". If they were not equal, the D/Q pin would indicate a "0". In "Test

Mode", the 4M × 4 DRAM can be tested as if it were a 1M × 4 DRAM. W, CAS-BEFORE-RAS Cycle (Test Mode in Cycle) puts the device into "Test Mode". And "CAS-BEFORE-RAS REFRESH CYCLE" or "RAS-only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/4 in cases of N test pattern).


PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (300MIL)

Units: Inches (millimeters)




24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II) (300MIL, Forward and Reverse Type)




PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (400MIL)

Units: Inches (millimeters)



24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE
(400MIL, Forward and Reverse Type)



2M × 8 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

• **Performance range:**

	trAC	tcAC	trC
KM48V2000A/AL/ALL/ASL-6	60ns	15ns	110ns
KM48V2000A/AL/ALL/ASL-7	70ns	20ns	130ns
KM48V2000A/AL/ALL/ASL-8	80ns	20ns	150ns

- **Fast Page Mode operation**
- **Byte Read/Write operation**
- **CAS-before-RAS refresh capability**
- **RAS-only and Hidden Refresh capability**
- **TTL compatible inputs and outputs**
- **Early Write or output enable controlled write**
- **Double+3.3V ± 0.3V power supply**
- **4096 cycles/64ms refresh (Normal)**
- **4096 cycles/128ms refresh (Low power & Self Ref.)**
- **4096 cycles/256ms refresh (Super Low power)**
- **JEDEC standard pinout**
- **Available in plastic SOJ and TSOP(II) packages**

GENERAL DESCRIPTION


The Samsung KM48V2000A/AL/ALL/ASL is a high speed CMOS 2,097,152 bit × 8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM48V2000A/AL/ALL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.


The KM48V2000A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)


• KM48V2000 AJ/ALJ/ALLJ/ASLJ



• KM48V2000 AT/ALT/ALLT/ASLT



• KM48V2000 ATR/ALTR/ALLTR/ASLTR



Pin Name	Pin Function
A ₀ -A ₁₁	Address Inputs
DQ ₁ -8	Data In/Out
VSS	Ground
\bar{RAS}	Row Address Strobe
\bar{CAS}	Column Address Strobe
\bar{W}	Read/Write Input
\bar{OE}	Data Output Enable
VDD	Power(+3.3V)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-0.5 ~ 4.6	V
Voltage on V _{DD} Supply Relative to Vss	V _{DD}	-0.5 ~ 4.6	V
Storage Temperature	T _{stg}	-55 to + 150	°C
Power Dissipation	P _d	1	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, T_A=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{DD}	3.0	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.0	—	V _{DD} + 0.3	V
Input Low Voltage	V _{IL}	-0.3	—	0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Operating Current* (\overline{RAS} and \overline{CAS} Cycling @trc=min.)	KM48V2000A/AL/ALL/ASL-6	I _{CC1}	-	80	mA
	KM48V2000A/AL/ALL/ASL-7			70	mA
	KM48V2000A/AL/ALL/ASL-8			60	mA
Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)	KM48V2000A	I _{CC2}	-	2	mA
	KM48V2000AL			1	mA
	KM48V2000ALL			1	mA
	KM48V2000ASL			1	mA
\overline{RAS} -Only Refresh Current* ($\overline{CAS}=V_{IH}$, \overline{RAS} Cycling @trc=min.)	KM48V2000A/AL/ALL/ASL-6	I _{CC3}	-	80	mA
	KM48V2000A/AL/ALL/ASL-7			70	mA
	KM48V2000A/AL/ALL/ASL-8			60	mA
Fast Page Mode Current* ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address Cycling @tpc=min.)	KM48V2000A/AL/ALL/ASL-6	I _{CC4}	-	70	mA
	KM48V2000A/AL/ALL/ASL-7			60	mA
	KM48V2000A/AL/ALL/ASL-8			50	mA
Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{DD}-0.2V$)	KM48V2000A	I _{CC5}	-	1	mA
	KM48V2000AL			300	μA
	KM48V2000ALL			200	μA
	KM48V2000ASL			200	μA
\overline{CAS} -Before- \overline{RAS} Refresh Current* (\overline{RAS} and \overline{CAS} Cycling @trc=min.)	KM48V2000A/AL/ALL/ASL-6	I _{CC6}	-	80	mA
	KM48V2000A/AL/ALL/ASL-7			70	mA
	KM48V2000A/AL/ALL/ASL-8			60	mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage (V _{IH})=V _{DD} -0.2V Input Low Voltage (V _{IL})=0.2V $\overline{CAS}=\overline{CAS}$ -Before- \overline{RAS} Cycling or 0.2V \overline{DIN} =Don't Care TRC=31.25μS(L-Ver.) 62.5μS(SL-Ver.), TRAS=TRAS min. ~300ms	KM48V2000AL KM48V2000ASL	I _{CC7}	-	450	μA
				350	μA
Self Refresh Current $\overline{RAS}=\overline{CAS}=0.2V$ $\overline{W}=\overline{OE}=A_0-A_{11}=V_{DD}-0.2V$ or 0.2V DQ1~DQ8=V _{DD} -0.2V, 0.2V or Open	KM48V2000ALL	I _{CC8}	-	250	μA

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input $0 \leq V_{IN} \leq V_{DD}+0.3V$, all other pins not under test=0 volts.)	I _{IL}	-10	10	μA
Output Leakage Current (Data out is disabled, $0V \leq V_{OUT} \leq V_{DD}$)	I _{OL}	-10	10	μA
Output High Voltage Level (I _{OH} =-2mA)	V _{OH}	2.4	-	V
Output Low Voltage Level (I _{OL} =2mA)	V _{OL}	-	0.4	V

*NOTE: I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1} and I_{CC3}, Address can be changed maximum two times while $\overline{RAS}=V_{IL}$. In I_{CC4}, Address can be changed maximum once within one fast page cycle.

CAPACITANCE (T_A=25°C, V_{DD}=3.3V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A ₀ ~A ₁₁)	C _{IN1}	-	6	pF
Input Capacitance (\overline{RAS} , \overline{CAS} , \overline{W} , \overline{OE})	C _{IN2}	-	7	pF
Input Capacitance (DQ ₁ ~DQ ₈)	C _{DQ}	-	7	pF

AC CHARACTERISTICS (0°C ≤ T_A ≤ 70°C, V_{DD}=3.3V ± 0.3V, See notes 1,2)

Test Condition : V_{ih}/V_{il}=2.0V/0.8V, V_{oh}/V_{ol}=2.0V/0.8V, Output Loading C_L=100pF

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	110		130		150		ns	
Read-modify-write cycle time	t _{RWC}	155		185		205		ns	
Access time from \overline{RAS}	t _{RAC}		60		70		80	ns	3,4,11
Access time from \overline{CAS}	t _{CAC}		15		20		20	ns	3,4,5
Access time from column address	t _{AAC}		30		35		40	ns	3,11
\overline{CAS} to output in Low-Z	t _{CLZ}	5		5		5		ns	3
Output buffer turn-off delay	t _{OFF}	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	t _T	3	50	3	50	3	50	ns	2
\overline{RAS} precharge time	t _{RP}	40		50		60		ns	
\overline{RAS} pulse width	t _{RS}	60	10,000	70	10,000	80	10,000	ns	
\overline{RAS} hold time	t _{RSH}	15		20		20		ns	
\overline{CAS} hold time	t _{CSH}	60		70		80		ns	
\overline{CAS} pulse width	t _{CAS}	15	10,000	20	10,000	20	10,000	ns	
\overline{RAS} to \overline{CAS} delay time	t _{RCD}	20	45	20	50	20	60	ns	4
\overline{RAS} to column address delay time	t _{RAD}	15	30	15	35	15	40	ns	11
\overline{CAS} to \overline{RAS} precharge time	t _{CRP}	5		5		5		ns	
Row address set-up time	t _{ASR}	0		0		0		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Row address hold time	tRAH	10		10		10		ns	
Column address set-up time	tASC	0		0		0		ns	
Column address hold time	tCAH	10		15		15		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	tAR	45		55		60		ns	6
Column address to $\overline{\text{RAS}}$ lead time	tRAL	30		35		40		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		0		0		ns	9
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		ns	9
Write command hold time	tWCH	10		15		15		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	tWCR	45		55		60		ns	6
Write command pulse width	tWP	10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		20		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	15		20		20		ns	
Data set-up time	tDS	0		0		0		ns	10
Data hold time	tDH	10		15		15		ns	10
Data hold time referenced to $\overline{\text{RAS}}$	tDHR	45		55		60		ns	6
Refresh period (Normal)	tREF		64		64		64	ms	
Refresh period (Low power & Self Ref.)	tREF		128		128		128	ms	
Refresh period (Super Low power)	tREF		256		256		256	ms	
Write command set-up time	tWCS	0		0		0		ns	8
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tCWD	40		50		50		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	tRWD	85		100		110		ns	8
Column address to $\overline{\text{W}}$ delay time	tAWD	55		65		70		ns	8
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	10		10		10		ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	10		15		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	tRPC	5		5		5		ns	
$\overline{\text{CAS}}$ precharge time ($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ counter test cycle)	tCPT	20		30		30		ns	
Access time from $\overline{\text{CAS}}$ precharge	tCPA		35		40		45	ns	3
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	85		100		105		ns	
$\overline{\text{CAS}}$ precharge time (Fast Page mode)	tCP	10		10		10		ns	
$\overline{\text{RAS}}$ pulse width (Fast Page mode)	tRASP	60	200,000	70	200,000	80	200,000	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	tRHCP	35		40		45		ns	
$\overline{\text{OE}}$ access time	tOEA		15		20		20	ns	
$\overline{\text{OE}}$ to data delay	tOED	15		20		20		ns	
Out put buffer turn off delay time from $\overline{\text{OE}}$	tOEZ	0	15	0	20	0	20	ns	
$\overline{\text{OE}}$ command hold time	tOEH	15		20		20		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Write command set-up time (Test mode in)	twTS	10		10		10		ns	
Write command hold time (Test mode in)	twTH	10		10		10		ns	
\bar{W} to \bar{RAS} precharge time (\bar{C} -B- \bar{R} refresh)	tWRP	10		10		10		ns	
\bar{W} to \bar{RAS} hold time (\bar{C} -B- \bar{R} refresh)	tWRH	10		10		10		ns	
\bar{RAS} pulse width (\bar{C} -B- \bar{R} self refresh)	tRASS	100		100		100		us	15
\bar{RAS} precharge time (\bar{C} -B- \bar{R} self refresh)	tRPS	110		130		150		ns	15
\bar{CAS} hold time (\bar{C} -B- \bar{R} self refresh)	tCHS	-50		-50		-50		ns	15

TEST MODE CYCLE

(Note.12)


Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	trc	115		135		155		ns	
Read-modify-write cycle time	trWC	160		190		210		ns	
Access time from \bar{RAS}	trAC		65		75		85	ns	3,4,11
Access time from \bar{CAS}	tcAC		20		25		25	ns	3,4,5
Access time from column address	tAA		35		40		45	ns	3,11
\bar{RAS} pulse width	tRAS	65	10,000	75	10,000	85	10,000	ns	
\bar{CAS} pulse width	tcAS	20	10,000	25	10,000	25	10,000	ns	
\bar{RAS} hold time	trSH	20		25		25		ns	
\bar{CAS} hold time	tCSH	65		75		85		ns	
Column address to \bar{RAS} lead time	trAL	35		40		45		ns	
\bar{CAS} to \bar{W} delay time	tcWD	45		55		55		ns	8
\bar{RAS} to \bar{W} delay time	trWD	90		105		115		ns	8
Column address to \bar{W} delay time	tAWD	60		70		75		ns	8
Fast Page mode cycle time	tPC	45		50		55		ns	
Fast Page mode read-modify-write cycle time	tPRWC	90		105		110		ns	
\bar{RAS} pulse width (Fast Page Mode)	tRASP	65	200,000	75	200,000	85	200,000	ns	
Access time from \bar{CAS} precharge	tcPA		40		45		50	ns	3
\bar{OE} access time	toEA		20		25		25	ns	
\bar{OE} to data delay	toED	20		25		25		ns	
\bar{OE} command hold time	toEH	20		25		25		ns	

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 100pF and $V_{oh}=2.0V(I_{out}=2mA)$, $V_{ol}=0.8V(I_{out}=2mA)$
4. Operation within the $t_{RC}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RC}(\max)$ is specified as a reference point only. If t_{RC} is greater than the specified $t_{RC}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RC} \geq t_{RC}(\max)$.
6. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{RAD}(\max)$.
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
8. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$ the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\min)$, $t_{RWD} \geq t_{RWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
10. These parameters are referenced to the \overline{CAS} leading edge in early write cycles and to the \overline{W} leading edge in read-write cycles.
11. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .
12. These specifications are applied in the test mode.
13. In test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
14. $t_{OFF}(\max)$ and $t_{OEZ}(\max)$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
15. 4096 cycle of burst refresh must be executed within 64ms before and after self refresh, in order to meet refresh specification.

TIMING DIAGRAMS


READ CYCLE




DON'T CARE

TIMING DIAGRAMS (Continued)

WRITE CYCLE (EARLY WRITE)




WRITE CYCLE (OE CONTROLLED WRITE)




 DON'T CARE

TIMING DIAGRAMS (Continued)

FAST PAGE MODE WRITE CYCLE (EARLY WRITE)



FAST PAGE MODE READ-MODIFY-WRITE CYCLE




 DON'T CARE

TIMING DIAGRAMS (Continued)


RAS-ONLY REFRESH CYCLE

Note: \overline{W} , \overline{OE} = Don't care





CAS-BEFORE-RAS REFRESH CYCLE

NOTE: $\overline{W} = V_{IH}$, \overline{OE} , A = Don't Care




CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-version)

NOTE: \overline{W} , \overline{OE} , A = Don't Care




TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)




TIMING DIAGRAMS (Continued)


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




READ CYCLE



WRITE CYCLE



READ-MODIFY-WRITE




 DON'T CARE

PACKAGE DIMENSION


28-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



28-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)

Units: Inches (millimeters)



2M × 8 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

• Performance range:

	t _{TRAC}	t _{CAC}	t _{RC}
KM48V2100A/AL/ALL/ASL-6	60ns	15ns	110ns
KM48V2100A/AL/ALL/ASL-7	70ns	20ns	130ns
KM48V2100A/AL/ALL/ASL-8	80ns	20ns	150ns

- Fast Page Mode operation
- Byte Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden Refresh capability
- TTL compatible inputs and outputs
- Early Write or output enable controlled write
- Double+3.3V ± 0.3V power supply
- 2048 cycles/32ms refresh (Normal)
- 2048 cycles/128ms refresh (Low power & Self Ref.)
- 2048 cycles/256ms refresh (Super Low power)
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II) packages

GENERAL DESCRIPTION


The Samsung KM48V2100A/AL/ALL/ASL is a high speed CMOS 2,097,152 bit × 8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM48V2100A/AL/ALL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability provides on-chip auto refresh as an alternative to $\overline{\text{RAS}}$ -only refresh. All inputs and outputs are fully TTL compatible.

The KM48V2100A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM






PIN CONFIGURATION (Top Views)

• KM48V2100 AJ/ALJ/ALLJ/ASLJ

• KM48V2100 AT/ALT/ALLT/ASLT

• KM48V2100 ATR/ALTR/ALLTR/ASLTR



Pin Name	Pin Function
A ₀ -A ₁₀	Address Inputs
DQ ₁ -8	Data In/Out
Vss	Ground
$\bar{R}AS$	Row Address Strobe
$\bar{C}AS$	Column Address Strobe
\bar{W}	Read/Write Input
$\bar{O}E$	Data Output Enable
VDD	Power(+3.3V)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-0.5 ~ 4.6	V
Voltage on V _{DD} Supply Relative to Vss	V _{DD}	-0.5 ~ 4.6	V
Storage Temperature	T _{stg}	-55 to + 150	°C
Power Dissipation	P _D	1	W
Short Circuit Output Current	I _{os}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, T_A=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{DD}	3.0	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.0	—	V _{DD} + 0.3	V
Input Low Voltage	V _{IL}	-0.3	—	0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Operating Current* ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Cycling @trc=min.)	KM48V2100A/AL/ALL/ASL-6	I _{cc1}	-	100	mA
	KM48V2100A/AL/ALL/ASL-7			90	mA
	KM48V2100A/AL/ALL/ASL-8			80	mA
Standby Current ($\overline{\text{RAS}}=\overline{\text{CAS}}=\overline{\text{W}}=V_{IH}$)	KM48V2100A	I _{cc2}	-	2	mA
	KM48V2100AL			1	mA
	KM48V2100ALL			1	mA
	KM48V2100ASL			1	mA
$\overline{\text{RAS}}$ -Only Refresh Current* ($\overline{\text{CAS}}=V_{IH}$, $\overline{\text{RAS}}$ Cycling @trc=min.)	KM48V2100A/AL/ALL/ASL-6	I _{cc3}	-	100	mA
	KM48V2100A/AL/ALL/ASL-7			90	mA
	KM48V2100A/AL/ALL/ASL-8			80	mA
Fast Page Mode Current* ($\overline{\text{RAS}}=V_{IL}$, $\overline{\text{CAS}}$, Address Cycling @tpc=min.)	KM48V2100A/AL/ALL/ASL-6	I _{cc4}	-	80	mA
	KM48V2100A/AL/ALL/ASL-7			70	mA
	KM48V2100A/AL/ALL/ASL-8			60	mA
Standby Current ($\overline{\text{RAS}}=\overline{\text{CAS}}=\overline{\text{W}}=V_{DD}-0.2V$)	KM48V2100A	I _{cc5}	-	1	mA
	KM48V2100AL			300	μA
	KM48V2100ALL			200	μA
	KM48V2100ASL			200	μA
$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Current* ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Cycling @trc=min.)	KM48V2100A/AL/ALL/ASL-6	I _{cc6}	-	100	mA
	KM48V2100A/AL/ALL/ASL-7			90	mA
	KM48V2100A/AL/ALL/ASL-8			80	mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage (V _{IH})=V _{DD} -0.2V Input Low Voltage (V _{IL})=0.2V $\overline{\text{CAS}}=\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Cycling or 0.2V D _{IN} =Don't Care TRC=62.5μS(L-Ver.) 125μS(SL-Ver.), TRAS=TRAS min. ~300ns	KM48V2100AL	I _{cc7}	-	400	μA
	KM48V2100ASL			300	μA
Self Refresh Current $\overline{\text{RAS}}=\overline{\text{CAS}}=0.2V$ $\overline{\text{W}}=\overline{\text{OE}}=A_0-A_{10}=V_{DD}-0.2V$ or 0.2V DQ1~DQ8=V _{DD} -0.2V, 0.2V or Open	KM48V2100ALL	I _{cc8}	-	250	μA

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input $0 \leq V_{IN} \leq V_{DD} + 0.3V$, all other pins not under test=0 volts.)	$I_{i(L)}$	-10	10	μA
Output Leakage Current (Data out is disabled, $0V \leq V_{OUT} \leq V_{DD}$)	$I_{o(L)}$	-10	10	μA
Output High Voltage Level ($I_{OH} = -2mA$)	V_{OH}	2.4	-	V
Output Low Voltage Level ($I_{OL} = 2mA$)	V_{OL}	-	0.4	V

*NOTE: I_{CC1} , I_{CC3} , I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1} and I_{CC3} , Address can be changed maximum two times while $\overline{RAS} = V_{IL}$. In I_{CC4} , Address can be changed maximum once within one fast page cycle.

CAPACITANCE ($T_A = 25^\circ C$, $V_{DD} = 3.3V$, $f = 1MHz$)

Parameter	Symbol	Min	Max	Unit
Input Capacitance ($A_0 \sim A_{11}$)	C_{IN1}	-	6	pF
Input Capacitance (\overline{RAS} , \overline{CAS} , \overline{W} , \overline{OE})	C_{IN2}	-	7	pF
Input Capacitance ($DQ_1 \sim DQ_8$)	C_{DQ}	-	7	pF

AC CHARACTERISTICS ($0^\circ C \leq T_A \leq 70^\circ C$, $V_{DD} = 3.3V \pm 0.3V$, See notes 1,2)

Test Condition : $V_{ih}/V_{il} = 2.0V/0.8V$, $V_{oh}/V_{ol} = 2.0V/0.8V$, Output Loading $C_L = 100pF$

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trwc	155		185		205		ns	
Access time from \overline{RAS}	trac		60		70		80	ns	3,4,11
Access time from \overline{CAS}	tcac		15		20		20	ns	3,4,5
Access time from column address	tAA		30		35		40	ns	3,11
\overline{CAS} to output in Low-Z	tCLZ	5		5		5		ns	3
Output buffer turn-off delay	toff	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	tt	3	50	3	50	3	50	ns	2
\overline{RAS} precharge time	trp	40		50		60		ns	
\overline{RAS} pulse width	trAS	60	10,000	70	10,000	80	10,000	ns	
\overline{RAS} hold time	trSH	15		20		20		ns	
\overline{CAS} hold time	tcSH	60		70		80		ns	
\overline{CAS} pulse width	tcAS	15	10,000	20	10,000	20	10,000	ns	
\overline{RAS} to \overline{CAS} delay time	trCD	20	45	20	50	20	60	ns	4
\overline{RAS} to column address delay time	trAD	15	30	15	35	15	40	ns	11
\overline{CAS} to \overline{RAS} precharge time	tcRP	5		5		5		ns	
Row address set-up time	tASR	0		0		0		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Row address hold time	tRAH	10		10		10		ns	
Column address set-up time	tASC	0		0		0		ns	
Column address hold time	tCAH	10		15		15		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	tAR	45		55		60		ns	6
Column address to $\overline{\text{RAS}}$ lead time	tRAL	30		35		40		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		0		0		ns	9
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		ns	9
Write command hold time	tWCH	10		15		15		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	tWCR	45		55		60		ns	6
Write command pulse width	tWP	10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		20		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	15		20		20		ns	
Data set-up time	tDS	0		0		0		ns	10
Data hold time	tDH	10		15		15		ns	10
Data hold time referenced to $\overline{\text{RAS}}$	tDHR	45		55		60		ns	6
Refresh period (Normal)	tREF		32		32		32	ms	
Refresh period (Low power & Self Ref.)	tREF		128		128		128	ms	
Refresh period (Super Low power)	tREF		256		256		256	ms	
Write command set-up time	tWCS	0		0		0		ns	8
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tCWD	40		50		50		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	tRWD	85		100		110		ns	8
Column address to $\overline{\text{W}}$ delay time	tAWD	55		65		70		ns	8
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	10		10		10		ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	10		15		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	tRPC	5		5		5		ns	
$\overline{\text{CAS}}$ precharge time ($\overline{\text{C}}$ -B- $\overline{\text{R}}$ counter test cycle)	tCPT	20		30		30		ns	
Access time from $\overline{\text{CAS}}$ precharge	tCPA		35		40		45	ns	3
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	85		100		105		ns	
$\overline{\text{CAS}}$ precharge time (Fast Page mode)	tCP	10		10		10		ns	
$\overline{\text{RAS}}$ pulse width (Fast Page mode)	tRASP	60	200,000	70	200,000	80	200,000	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	tRHCP	35		40		45		ns	
$\overline{\text{OE}}$ access time	tOEA		15		20		20	ns	
$\overline{\text{OE}}$ to data delay	tOED	15		20		20		ns	
Out put buffer turn off delay time from $\overline{\text{OE}}$	tOEZ	0	15	0	20	0	20	ns	
$\overline{\text{OE}}$ commend hold time	tOEH	15		20		20		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Write command set-up time (Test mode in)	tWTS	10		10		10		ns	
Write command hold time (Test mode in)	tWTH	10		10		10		ns	
\bar{W} to \bar{RAS} precharge time (\bar{C} - \bar{B} - \bar{R} refresh)	tWRP	10		10		10		ns	
\bar{W} to \bar{RAS} hold time (\bar{C} - \bar{B} - \bar{R} refresh)	tWRH	10		10		10		ns	
\bar{RAS} pulse width (\bar{C} - \bar{B} - \bar{R} self refresh)	tRASS	100		100		100		μ s	15
\bar{RAS} precharge time (\bar{C} - \bar{B} - \bar{R} self refresh)	tRPS	110		130		150		ns	15
\bar{CAS} hold time (\bar{C} - \bar{B} - \bar{R} self refresh)	tCHS	-50		-50		-50		ns	15


TEST MODE CYCLE

(Note.12)


Parameter	Symbol	- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	115		135		155		ns	
Read-modify-write cycle time	tRWC	160		190		210		ns	
Access time from \bar{RAS}	tRAC		65		75		85	ns	3,4,11
Access time from \bar{CAS}	tCAC		20		25		25	ns	3,4,5
Access time from column address	tAA		35		40		45	ns	3,11
\bar{RAS} pulse width	tRAS	65	10,000	75	10,000	85	10,000	ns	
\bar{CAS} pulse width	tCAS	20	10,000	25	10,000	25	10,000	ns	
\bar{RAS} hold time	tRSH	20		25		25		ns	
\bar{CAS} hold time	tCSH	65		75		85		ns	
Column address to \bar{RAS} lead time	tRAL	35		40		45		ns	
\bar{CAS} to \bar{W} delay time	tCWD	45		55		55		ns	8
\bar{RAS} to \bar{W} delay time	tRWD	90		105		115		ns	8
Column address to \bar{W} delay time	tAWD	60		70		75		ns	8
Fast Page mode cycle time	tPC	45		50		55		ns	
Fast Page mode read-modify-write cycle time	tPRWC	90		105		110		ns	
\bar{RAS} pulse width (Fast Page Mode)	tRASP	65	200,000	75	200,000	85	200,000	ns	
Access time from \bar{CAS} precharge	tCPA		40		45		50	ns	3
\bar{OE} access time	tOEA		20		25		25	ns	
\bar{OE} to data delay	tOED	20		25		25		ns	
\bar{OE} command hold time	tOEH	20		25		25		ns	

TIMING DIAGRAMS (Continued)

WRITE CYCLE (EARLY WRITE)




WRITE CYCLE (OE CONTROLLED WRITE)




 DON'T CARE

TIMING DIAGRAMS (Continued)

READ-MODIFY-WRITE CYCLE




FAST PAGE MODE READ CYCLE




 DON'T CARE

TIMING DIAGRAMS (Continued)

FAST PAGE MODE WRITE CYCLE (EARLY WRITE)



FAST PAGE MODE READ-MODIFY-WRITE CYCLE




 DON'T CARE

TIMING DIAGRAMS (Continued)


RAS-ONLY REFRESH CYCLE

Note: \overline{W} , \overline{OE} = Don't care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: \overline{W} = V_{IH} , \overline{OE} , A = Don't Care




CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-version)

NOTE: \overline{W} , \overline{OE} , A = Don't Care




TIMING DIAGRAMS (Continued)

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)



 DON'T CARE

TIMING DIAGRAMS (Continued)

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




DON'T CARE

PACKAGE DIMENSION


28-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



28-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)

Units: Inches (millimeters)



NOTES

A large, empty rectangular box with a thin black border, occupying most of the page below the 'NOTES' header. It is intended for handwritten notes.



ELECTRONICS

HEAD OFFICE :

8/11FL., SAMSUNG MAIN BLDG.
250, 2-KA, TAEPYUNG-RO,
CHUNG-KU, SEOUL, KOREA
C.P.O. BOX 8780
TELEX : KORSST K27970
TEL : (02) 776-0114
FAX : (02) 753-0967

**SEMICONDUCTOR BUSINESS
SALES & MARKETING DIVISION :**

18/20 FL., JOONG-ANG DAILY NEWS BLDG.,
7, SOONWHA-DONG, CHUNG-KU, SEOUL, KOREA
TEL : (02) 776-0114
FAX : (02) 751-6061

GUMI BRANCH :

259, GONGDAN-DONG, GUMI,
KYUNGSANGBUK-DO, KOREA
TELEX : SSTGUMI K54371
TEL : (0546) 463-2570
FAX : (0546) 461-9258

SAMSUNG SEMICONDUCTOR INC. :

3655 NORTH FIRST STREET
SAN JOSE, CA 95134, USA
TEL : (408) 954-7000
FAX : (408) 954-7286

**SAMSUNG SEMICONDUCTOR
EUROPE GMBH :**

AM UNISYS PARK 1,
65843 SULZ-BACH, GERMANY
TEL : 49-6196-58206
FAX : 49-6196-750345

SAMSUNG ELECTRONICS JAPAN CO., LTD. :

HAMACHO CENTER BLDG.,
31-1, NIHONBASHI-HAMACHO 2-CHOME,
CHUO-KU, TOKYO 103, JAPAN
TEL : (03) 5641-9850
FAX : (03) 5641-9851

**SAMSUNG ELECTRONICS
HONGKONG CO., LTD. :**

65TH FL., CENTRAL PLAZA,
18 HARBOUR ROAD,
WANCHAI, HONG KONG
TELEX : 80303 SSTC HX
TEL : 862-6900
FAX : 866-1343

**SAMSUNG ELECTRONICS CO., LTD.
TAIWAN BRANCH (KOREA) :**

RM 2401, 24F., INT'L TRADE BLDG.,
333, KEE LUNG RD., SEC. 1,
TAIPEI, R.O.C
TEL : (2) 757-7292
FAX : (2) 757-7311

**SAMSUNG ELECTRONICS
SINGAPORE PTE LTD. :**

4, SHENTON WAY, #18-01/10
SHINGKWAN HOUSE, SINGAPORE 0106
TEL : 535-2808
FAX : 227-2792

**SAMSUNG ELECTRONICS CO., LTD.
SHANGHAI OFFICE :**

SUITE 4034,
SHERATON HUATING HOTEL,
1200 CAO XIBEILU, SHANGHAI
200030, CHINA
TEL : 021-4390707
FAX : 021-4393798