



TEXAS INSTRUMENTS

TMS34010 Assembly Language Tools Reference Card

Phone Numbers

TI Customer Response Center (CRC)
Hotline: (800) 232-3200
Graphics Hotline: (713) 274-2340

Assembler Directives

.align	.line <i>line number</i> [<i>,address</i>]
.bes <i>size in bits</i>	.list
.block <i>beginning line number</i>	.long <i>value</i> ₁ [<i>,.....,value</i> _{<i>n</i>}]
.bss <i>symbol, size in bits</i> [<i>,word alignment flag</i>]	.member <i>name,value[,type</i> <i>,storage class,size,tag,dims]</i>
.byte <i>value</i> ₁ [<i>,.....,value</i> _{<i>n</i>}]	.mlib [" <i>filename</i> "]
.copy [" <i>filename</i> "]	.mlist
.data	.mnolist
.def <i>symbol</i> ₁ [<i>,.....,symbol</i> _{<i>n</i>}]	.nolist
.double <i>floating-point value</i>	.option { <i>B D F L M T X</i> }
.else	.page
.end	.sect " <i>section name</i> "
.endblock <i>ending line number</i>	<i>symbol</i> .set <i>value</i>
.endfunc <i>ending line number</i>	.space <i>size in bits</i>
.endif	.stag <i>name,size</i>
.eos	.string " <i>string</i> ₁ "[<i>,.....,"string</i> _{<i>n</i>} "]
.etag <i>name,size</i>	.sym <i>name,value[,type</i> <i>,storage class,size,tag,dims]</i>
.even	
.field <i>value[,size in bits]</i>	.text
.file " <i>filename</i> "	.ref <i>symbol</i> ₁ [<i>,.....,symbol</i> _{<i>n</i>}]
.float <i>floating-point value</i>	.title " <i>string</i> "
.func <i>beginning line number</i>	<i>symbol</i> .usect " <i>section name</i> " <i>,size in bits[,word alignment</i> <i>flag]</i>
.global <i>symbol</i> ₁ [<i>,.....,symbol</i> _{<i>n</i>}]	
.if <i>expression</i>	
.include [" <i>filename</i> "]	.utag <i>name,size</i>
.int <i>value</i> ₁ [<i>,.....,value</i> _{<i>n</i>}]	.width <i>page width</i>
.length <i>page length</i>	.word <i>value</i> ₁ [<i>,.....,value</i> _{<i>n</i>}]

Sample MEMORY and SECTIONS Linker Directives

MEMORY

```
{
  display : o =          0h, l = 01FFFFFFh
  code    : o = 0D0000000h, l = 03FFFFFFh
  space   : o = 0FFE00000h, l = 01FFFFFFh
}
```

SECTIONS

```
{
  .text  OD0000000h : { }
  powers ALIGN(32) : { } > code
  .data  : { } > code
  newvars : { } > space
  .bss   : { } > space
}
```

Invoking the Assembler

```
gspa input file [object file [listing file]][-options]
```

Options:

- b makes blanks significant.
- c makes case insignificant.
- h allows alternate hex format.
- i *pathname*
specifies a directory where the assembler can find files named by the *.copy*, *.include*, or *.mlib* directives.
- l (lowercase "L") produces a listing file.
- q suppresses the banner and all progress information.
- s puts all defined symbols in the object file's symbol table.
- x produces a cross-reference listing of symbols.

Invoking the Linker

```
gspink [-options] file1 ... fileN
```

Options:

- a produces an absolute, executable module.
- ar produces a relocatable, executable object module.
- c uses ROM autoinitialization model (for C code).
- cr uses RAM autoinitialization model (for C code).
- e *global symbol*
defines the primary entry point for the output module.
- f *16-bit fill value*
sets the default fill value for holes within output sections.
- h makes all global symbols static.
- i *pathname*
specifies a directory where the linker can find object libraries named with -l.
- l *libname*
names an object library file as linker input.
- m *map file name*
produces an output map listing.
- o *output file name*
names the executable output module (the default filename is *a.out*).
- q requests a quiet run (suppress the banner).
- r retains relocation entries in the output module.
- s strips symbol table information and line number entries from the output module.
- u *symbol*
places an unresolved external *symbol* into the output module's symbol table.

Invoking the Archiver

```
gspar [-]command[option] libname [file1 ... fileN]
```

Commands:

- a adds the specified files to the library.
- d deletes the specified members from the library.
- r replaces the specified members in the library.
- t prints a table of contents of the library.
- x extracts the specified files.

Options:

- e tells the archiver not to use the default extension *.obj* for member names.
- q suppresses the banner and status messages.
- s prints a list of the symbols that are defined in the library. (Valid only with the -a, -r, and -d commands.)
- v describes the creation of a new library from an old library.

Invoking the Object Format Converter

```
gsprom [-option] [file1 [file2 [file3]]]
```

Filename Order:

- 1) Input filename
- 2) Output filename (TI-tagged format) or high-byte output filename (Tektronix or Intel format)
- 3) Low-byte output file (Tektronix or Intel format)

Options:

- i produces Intel hex object output.
- t produces TI-tagged object output.
- x produces Tektronix-hex object output (default).

Register File B

Reg	Function	Description	Reg	Function	Description
B0	SADDR	Source address	B7	DYDX	Delta Y/delta X
B1	SPTCH	Source pitch	B8	COLOR0	Color 0
B2	DADDR	Destination address	B9	COLOR1	Color 1
B3	DPTCH	Destination pitch	B10	TEMP	Used as temporary storage for PIXBLTs and FILLS
B4	OFFSET	Offset	B11	TEMP	
B5	WSTART	Window start	B12	TEMP	
B6	WEND	Window end	B13	TEMP	
			B14	TEMP	
			SP	SP	Stack pointer

I/O Registers

Address	Register	Description
0C00001F0h	REFCNT	DRAM refresh count
0C00001E0h	DPYADR	Display address
0C00001D0h	VCOUNT	Vertical count
0C00001C0h	HCOUNT	Horizontal count
0C00001B0h	DPYTAP	Display tap point
0C00001A0h		Reserved
0C0000170h		
0C0000160h	PMASK	Plane mask
0C0000150h	PSIZE	Pixel size
0C0000140h	CONVDP	Conversion (destination pitch)
0C0000130h	CONVSP	Conversion (source pitch)
0C0000120h	INTPEND	Interrupt pending
0C0000110h	INTENB	Interrupt enable
0C0000100h	HSTCTLH	Host control high (8 MSBs)
0C00000F0h	HSTCTLL	Host control low (8 LSBs)
0C00000D0h	HSTADRH	Host address high (16 MSBs)
0C00000E0h	HSTADRL	Host address low (16 LSBs)
0C00000C0h	HSTDATA	Host data
0C00000B0h	CONTROL	I/O control
0C00000A0h	DPYINT	Display interrupt
0C0000090h	DPYSTRT	Display start
0C0000080h	DPYCTL	Display control
0C0000070h	VTOTAL	Vertical total
0C0000060h	VSBLNK	Vertical start blank
0C0000050h	VEBLNK	Vertical end blank
0C0000040h	VESYNC	Vertical end sync
0C0000030h	HTOTAL	Horizontal total
0C0000020h	HSBLNK	Horizontal start blank
0C0000010h	HEBLNK	Horizontal end blank
0C0000000h	HESYNC	Horizontal end sync

Vector Address Map

Trap#	Address	Desc	Trap #	Address	Desc
0	0FFFFFFE0h	RESET	16	0FFFFFFD0h	
1	0FFFFFFC0h	INT1	17	0FFFFFFC0h	
2	0FFFFFFA0h	INT2	18	0FFFFFFA0h	
3	0FFFFFF80h		19	0FFFFFFD80h	
4	0FFFFFF60h		20	0FFFFFFD60h	
5	0FFFFFF40h		21	0FFFFFFD40h	
6	0FFFFFF20h		22	0FFFFFFD20h	
7	0FFFFFF00h		23	0FFFFFFD00h	
8	0FFFFFFE0h	NMI	24	0FFFFFFC0h	
9	0FFFFFFC0h	HI	25	0FFFFFFC0h	
10	0FFFFFFA0h	DI	26	0FFFFFFCA0h	
11	0FFFFFF80h	VV	27	0FFFFFFC80h	
12	0FFFFFF60h		28	0FFFFFFC60h	
13	0FFFFFF40h		29	0FFFFFFC40h	
14	0FFFFFF20h		30	0FFFFFFC20h	ILLOP
15	0FFFFFF00h		31	0FFFFFFC00h	

Condition Codes for JRcc and JAcc Instructions

Unconditional Compares				
Mnemonic Code		Result of Compare	Status Bits	Code
UC	-	Unconditional	don't care	0000
Unsigned Compares				
Mnemonic Code		Result of Compare	Status Bits	Code
LO (C)	-	Dst lower than Src	C	0001
LS	YLE	Dst lower than or same as Src	C + Z	0010
HI	YGT	Dst higher than src	$\bar{C} \cdot \bar{Z}$	0011
HS (NC)	-	Dst higher than or same as Src	\bar{C}	1001
EQ (Z)	-	Dst = Src	Z	1010
NE (NZ)	-	Dst \neq Src	\bar{Z}	1011
Signed Compares				
Mnemonic Code		Result of Compare	Status Bits	Code
LT	XLE	Dst < Src	$(N \cdot \bar{V}) + (\bar{N} \cdot V)$	0100
LE	-	Dst \leq Src	$(N \cdot \bar{V}) + (\bar{N} \cdot V) + Z$	0110
GT	-	Dst > Src	$(N \cdot V \cdot \bar{Z}) + (\bar{N} \cdot \bar{V} \cdot Z)$	0111
GE	XGT	Dst \geq Src	$(N \cdot \bar{V}) + (\bar{N} \cdot V)$	0101
EQ (Z)	-	Dst = Src	Z	1010
NE (NZ)	-	Dst \neq Src	\bar{Z}	1011
Compare to Zero				
Mnemonic Code		Result of Compare	Status Bits	Code
Z	YZ	Result = zero	Z	0101
NZ	YNZ	Result is nonzero	\bar{Z}	1011
P	-	Result is positive	$\bar{N} \cdot \bar{Z}$	0001
N	XZ	Result is negative	N	1110
NN	XNZ	Result is nonnegative	\bar{N}	1111
General Arithmetic				
Mnemonic Code		Result of Compare	Status Bits	Code
Z	YZ	Result is zero	Z	1010
NZ	YNZ	Result is nonzero	\bar{Z}	1011
C	YN	Carry set on result	C	1000
NC	YNC	No carry on result	\bar{C}	1001
B (C)	-	Borrow set on result	C	1000
NB (NC)	-	No borrow on result	\bar{C}	1001
V†	XN	Overflow on result	V	1100
NV†	XNN	No overflow on result	\bar{V}	1101

Note: A mnemonic code in parentheses is an alternate code for the preceding code.

† Also used for window clipping

+ Logical OR

- Logical AND

Logical NOT

Environment Variables

The environment variable for the assembler is **A_DIR**. The environment variable for the linker is **C_DIR**.

	Set	Reset
DOS	set A_DIR=path1; ...;pathn set C_DIR=path1; ...;pathn	set A_DIR= set C_DIR=
VMS	assign A_DIR "path1; ...;pathn" assign C_DIR "path1; ...;pathn"	deassign A_DIR deassign C_DIR
UNIX	setenv A_DIR "path1; ...;pathn" setenv C_DIR "path1; ...;pathn"	setenv A_DIR "" setenv C_DIR ""

TMS34010 Instruction Set

Syntax	Operation
ABS <i>Rd</i>	<i>Rd</i> → <i>Rd</i>
ADD <i>Rs, Rd</i>	<i>Rs</i> + <i>Rd</i> → <i>Rd</i>
ADDC <i>Rs, Rd</i>	<i>Rs</i> + <i>Rd</i> + <i>C</i> → <i>Rd</i>
ADDI <i>IW, Rd, [W]</i>	16-bit immediate value + <i>Rd</i> → <i>Rd</i>
ADDI <i>IL, Rd, [L]</i>	32-bit immediate value + <i>Rd</i> → <i>Rd</i>
ADDK <i>K, Rd</i>	<i>K</i> + <i>Rd</i> → <i>Rd</i>
ADDXY <i>Rs, Rd</i>	<i>Rs X</i> + <i>RdX</i> → <i>RdX</i> <i>RsY</i> + <i>RdY</i> → <i>RdY</i>
AND <i>Rs, Rd</i>	<i>Rs</i> AND <i>Rd</i> → <i>Rd</i>
ANDI <i>IL, Rd</i>	IL AND <i>Rd</i> → <i>Rd</i>
ANDN <i>Rs, Rd</i>	(NOT <i>Rs</i>) AND <i>Rd</i> → <i>Rd</i>
ANDNI <i>IL, Rd</i>	(NOT IL) AND <i>Rd</i> → <i>Rd</i>
BTST <i>K, Rd</i>	Set status on value of: bit <i>K</i> in <i>Rd</i>
BTST <i>Rs, Rd</i>	Set status on: value of a bit in <i>Rd</i> (<i>Rs</i> specifies a bit number)
CALL <i>Rs</i>	PC' → TOS <i>Rs</i> → PC SP - 32 → SP
CALLA <i>Address</i>	PC' → TOS <i>Address</i> → PC
CALLR <i>Address</i>	PC' → TOS PC' + (displacement × 16) → PC
CLR <i>Rd</i>	<i>Rd</i> XOR <i>Rd</i> → <i>Rd</i>
CLRC	0 → <i>C</i>
CMP <i>Rs, Rd</i>	Set status bits on result of: <i>Rd</i> - <i>Rs</i>
CMPI <i>IW, Rd, [W]</i>	Set status bits on the result of: <i>Rd</i> - 16-bit immediate value
CMPI <i>IL, Rd, [L]</i>	Set status bits on the result of: <i>Rd</i> - 32-bit immediate value
CMPXY <i>Rs, Rd</i>	Set status bits on the results of: <i>RdX</i> - <i>RsX</i> <i>RdY</i> - <i>RsY</i>
CPW <i>Rs, Rd</i>	point code → <i>Rd</i>
CVXYL <i>Rs, Rd</i>	<i>XY</i> address in <i>Rs</i> → linear address in <i>Rd</i>
DEC <i>Rd</i>	<i>Rd</i> - 1 → <i>Rd</i>
DINT	0 → IE
DIVS <i>Rs, Rd</i>	<i>Rd</i> even: <i>Rd</i> : <i>Rd</i> +1 / <i>Rs</i> → <i>Rd</i> Remainder → <i>Rd</i> +1 <i>Rd</i> odd: <i>Rd</i> / <i>Rs</i> → <i>Rd</i>
DIVU <i>Rs, Rd</i>	<i>Rd</i> even: <i>Rd</i> : <i>Rd</i> +1 / <i>Rs</i> → <i>Rd</i> Remainder → <i>Rd</i> +1 <i>Rd</i> odd: <i>Rd</i> / <i>Rs</i> → <i>Rd</i>

TMS34010 Instruction Set

Syntax	Operation
DRAV <i>Rs, Rd</i>	COLOR1 pixel value → * <i>Rd</i> <i>RsX</i> + <i>RdX</i> → <i>RdX</i> <i>RsY</i> + <i>RdY</i> → <i>RdY</i>
DSJ <i>Rd, Address</i> DSJS <i>Rd, Address</i>	<i>Rd</i> - 1 → <i>Rd</i> If <i>Rd</i> ≠ 0 (disp. × 16) + PC' → PC If <i>Rd</i> = 0 go to next instruction
DSJEQ <i>Rd, Address</i>	If <i>Z</i> = 1 <i>Rd</i> - 1 → <i>Rd</i> If <i>Rd</i> ≠ 0 (disp. × 16) + PC' → PC If <i>Rd</i> = 0 go to next instruction If <i>Z</i> = 0 go to next instruction
DSJNE <i>Rd, Address</i>	If <i>Z</i> = 0 <i>Rd</i> - 1 → <i>Rd</i> If <i>Rd</i> ≠ 0 (disp. × 16) + PC' → PC If <i>Rd</i> = 0 go to next instruction If <i>Z</i> = 1 go to next instruction
EINT	1 → IE
EMU	ST → <i>Rd</i> Conditionally enter emulator mode
EXGF <i>Rd [, F]</i>	<i>Rd</i> → FS0, FE0 or <i>Rd</i> → FS1, FE1 FS0, FE0 → <i>Rd</i> or FS1, FE1 → <i>Rd</i>
EXGPC <i>Rd</i>	<i>Rd</i> → PC PC' → <i>Rd</i>
FILL <i>L</i>	COLOR1 pixel values → pixel array (linear source address)
FILL <i>XY</i>	COLOR1 pixel values → pixel array (XY source address)
GETPC <i>Rd</i>	PC' → <i>Rd</i>
GETST <i>Rd</i>	ST → <i>Rd</i>
INC <i>Rd</i>	PC + 1 → <i>Rd</i>
JAcc <i>Address</i>	If <i>cc</i> = true <i>Address</i> → PC If <i>cc</i> = false go to next instruction
JRcc <i>Address</i>	If <i>cc</i> = true disp. + PC' → PC If <i>cc</i> = false go to next instruction
JUMP <i>Rs</i>	<i>Rs</i> → PC
LINE [0 , 1]	Perform the inner loop of Bresenham's line-drawing algorithm.
LMO <i>Rs, Rd</i>	31 - bit number of leftmost 1 in <i>Rs</i> → <i>Rd</i>
MMFM <i>Rs [, reg. list]</i>	If Register <i>n</i> is in the register list * <i>Rs</i> + → <i>Rn</i> (repeat for <i>n</i> = 0 to 15)
MMTM <i>Rd [, reg. list]</i>	If Register <i>n</i> is in the register list <i>Rn</i> → * <i>Rd</i> (repeat for <i>n</i> = 0 to 15)
MODS <i>Rs, Rd</i>	<i>Rd</i> mod <i>Rs</i> → <i>Rd</i>
MODU <i>Rs, Rd</i>	<i>Rd</i> mod <i>Rs</i> → <i>Rd</i>
MOVB	See MOV summary
MOVE	See MOVE summary
MOVI <i>IW, Rd, [W]</i>	16-bit immediate operand → <i>Rd</i>
MOVI <i>IL, Rd, [L]</i>	32-bit immediate operand → <i>Rd</i>

TMS34010 Instruction Set

Syntax	Operation
MOVK <i>K, Rd</i>	$K \rightarrow Rd$
MOVX <i>Rs, Rd</i>	$Rs\ X \rightarrow RdX$
MOVY <i>Rs, Rd</i>	$Rs\ Y \rightarrow RdY$
MPYS <i>Rs, Rd</i>	Rd even: $Rs \times Rd \rightarrow Rd:Rd+1$ Rd odd: $Rs \times Rd \rightarrow Rd$
MPYU <i>Rs, Rd</i>	Rd even: $Rs \times Rd \rightarrow Rd:Rd+1$ Rd odd: $Rs \times Rd \rightarrow Rd$
NEG <i>Rd</i>	$-Rd \rightarrow Rd$
NEGB <i>Rd</i>	$-Rd - C \rightarrow Rd$
NOP	No operation
NOT <i>Rd</i>	$NOT\ Rd \rightarrow Rd$
OR <i>Rs, Rd</i>	$Rs\ OR\ Rd \rightarrow Rd$
ORI <i>IL, Rd</i>	$IL\ OR\ Rd \rightarrow Rd$
PIXBLT	See PIXBLT summary
PIXT	See PIXT summary
POPST	$*SP+ \rightarrow ST$
PUSHST	$ST \rightarrow *SP$
PUTST <i>Rs</i>	$Rs \rightarrow ST$
RETI	$*SP+ \rightarrow ST$ $*SP+ \rightarrow PC$
RETS [<i>N</i>]	$*SP \rightarrow PC$ (<i>N</i> defaults to 0) $SP + 32 + 16N \rightarrow SP$
REV <i>Rd</i>	revision number $\rightarrow Rd$
RL <i>K, Rd</i>	Rd rotated left by <i>K</i> $\rightarrow Rd$
RL <i>Rs, Rd</i>	Rd rotated left by <i>Rs</i> $\rightarrow Rd$
SETC	$1 \rightarrow C$
SETF <i>FS, FE</i> [<i>, F</i>]	$(FS, FE) \rightarrow ST$
SEXT <i>Rd</i> [<i>, F</i>]	field in <i>Rd</i> \rightarrow sign-extended field in <i>Rd</i>
SLA <i>K, Rd</i>	left-shift <i>Rd</i> by <i>K</i> $\rightarrow Rd$
SLA <i>Rs, Rd</i>	left-shift <i>Rd</i> by <i>Rs</i> $\rightarrow Rd$
SLL <i>K, Rd</i>	left-shift <i>Rd</i> by <i>K</i> $\rightarrow Rd$
SLL <i>Rs, Rd</i>	left-shift <i>Rd</i> by <i>Rs</i> $\rightarrow Rd$
SRA <i>K, Rd</i>	right-shift <i>Rd</i> by <i>K</i> $\rightarrow Rd$
SRA <i>Rs, Rd</i>	right-shift <i>Rd</i> by <i>Rs</i> $\rightarrow Rd$
SRL <i>K, Rd</i>	right-shift <i>Rd</i> by <i>K</i> $\rightarrow Rd$
SRL <i>Rs, Rd</i>	right-shift <i>Rd</i> by <i>Rs</i> $\rightarrow Rd$
SUB <i>Rs, Rd</i>	$Rd - Rs \rightarrow Rd$
SUBB <i>Rs, Rd</i>	$Rd - Rs - C \rightarrow Rd$
SUBI <i>IW, Rd, [W]</i>	<i>Rd</i> - 16-bit immediate value $\rightarrow Rd$
SUBI <i>IL, Rd, [L]</i>	<i>Rd</i> - 32-bit immediate value $\rightarrow Rd$
SUBK <i>K, Rd</i>	$Rd - K \rightarrow Rd$
SUBXY <i>Rs, Rd</i>	$Rd\ X - RsX \rightarrow RdX$ $Rd\ Y - RsY \rightarrow RdY$
TRAP <i>N</i>	$PC \rightarrow *SP$ $ST \rightarrow *SP$ trap vector <i>N</i> $\rightarrow PC$
XOR <i>Rs, Rd</i>	$Rs\ XOR\ Rd \rightarrow Rd$
XORI <i>IL, Rd</i>	$IL\ XOR\ Rd \rightarrow Rd$
ZEXT <i>Rd</i> [<i>, F</i>]	field in <i>Rd</i> \rightarrow zero-extended field in <i>Rd</i>

Key:

<i>Rs</i> - Source register	<i>RsX, RdX</i> - X half (16 LSBs) of <i>Rs</i> or <i>Rd</i>
<i>Rd</i> - Destination register	<i>RsY, RdY</i> - Y half (16 MSBs) of <i>Rs</i> or <i>Rd</i>
<i>IW</i> - 16-bit (short) immediate value	SAddress - 32-bit source address
<i>IL</i> - 32-bit (long) immediate value	DAddress - 32-bit destination address
<i>K</i> - 5-bit constant	Address - 32-bit address (label)
<i>PC</i> - Next instruction	F - Field select, defaults to 0 F=0 selects FS0 and FE0 F=1 selects FS1 and FE1

MOVE Instructions Summary

Source	Destination					@DAddress
	<i>Rd</i>	* <i>Rd</i>	* <i>Rd+</i>	-* <i>Rd</i>	* <i>Rd(offset)</i>	
<i>Rs</i>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
* <i>Rs</i>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>				
* <i>Rs+</i>	<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/>			
-* <i>Rs</i>	<input checked="" type="checkbox"/>			<input checked="" type="checkbox"/>		
* <i>Rs(offset)</i>	<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/>	
@ <i>SAddress</i>	<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/>			<input checked="" type="checkbox"/>

A check mark () in a box indicates a valid combination of source and destination operands. For example,

MOVE *Rs, *Rd(offset)*

is a valid form of the MOVE instruction.

MOVB Instructions Summary

Source	Destination			
	<i>Rd</i>	* <i>Rd</i>	* <i>Rd(offset)</i>	@ <i>DAddress</i>
<i>Rs</i>		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
* <i>Rs</i>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>		
* <i>Rs(offset)</i>	<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/>	
@ <i>SAddress</i>	<input checked="" type="checkbox"/>			<input checked="" type="checkbox"/>

A check mark () in a box indicates a valid combination of source and destination operands. For example,

MOVB *Rs, *Rd(offset)*

is a valid form of the MOVB instruction.

PIXT Instructions Summary

Source Pixel	Destination Pixel		
	<i>Rd</i>	* <i>Rd</i>	* <i>Rd.XY</i>
<i>Rs</i>		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
* <i>Rs</i>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
* <i>Rs.XY</i>	<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/>

A check mark () in a box indicates a valid combination of source and destination operands. For example,

PIXT **Rs, Rd*

is a valid form of the PIXT instruction.

PIXBLT Instructions Summary

Source Array	Destination Array	
	L	XY
B	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
L	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
XY	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>

B - Binary array address

L - Linear array address

XY - XY array address

A check mark () in a box indicates a valid combination of source and destination array types. For example,

PIXBLT B, XY

is a valid form of the PIXBLT instruction.