

# **BiCMOS Bus Interface Logic**

# Data Book

**General Information** 


1

**BiCMOS Circuits** 

2

**Mechanical Data** 

3



# BiCMOS Bus Interface Logic Data Book



# IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

TI assumes no liability for TI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Information contained in this databook supersedes all data for this technology published by TI in the United States of America before September 1988.

Copyright © 1988, Texas Instruments Incorporated

Printed in U.S.A.

# INTRODUCTION

The new BiCMOS bus interface family from Texas Instruments can reduce system power consumption by up to 25% while maintaining enhanced speed and output drive. This family's combination of bipolar and CMOS technologies permits high-speed switching and drive currents of 24 or 64 mA for commercial applications and 20 or 48 mA for military applications, which are necessary for the high-capacitive loads and backplanes found in today's systems:

The BiCMOS family of bus interface products is designated SN54/74BCT, which includes latches, buffers, drivers, and transceivers to provide pin-for-pin compatibility for easy upgrades.

Features and benefits include:

- Advanced bipolar performance—supports 25- to 30-MHz cycle times
- Ability to drive high-capacitive loads:
  - 24- or 64-mA output drive current (commercial)
  - 20- or 48-mA output drive current (military)
- Low power consumption-approximately 95% power savings over bipolar devices
- Pin-for-pin compatibility with industry-standard functions

This book provides pertinent technical information on available BCT devices. Additionally, the General Information Section contains an alphanumerical index, functional index, and other useful information.

For more information on Texas Instruments BiCMOS bus interface products, please contact your local TI field sales office or authorized distributor, or call Texas Instruments at 1-800-232-3200.

·

.

100 miles (100 miles) 100 miles (100 miles) 100 miles (100 miles) 100 miles (100 miles)

.

·vi

**General Information** 

1

**BiCMOS Circuits** 

2

Mechanical Data

3

# Contents

Numerical Index	
Functional Index	
Glossary	
Explanation of Function Tables	
D Flip-Flop and Latch Signal Conventions	
Thermal Information	 _

Device Type		Page No.	Device Type	,	Page No.
SN54BCT125	SN74BCT125	2-3	SN54BCT2410	SN74BCT2410	t
SN54BCT126	SN74BCT126	2-3	SN54BCT2411	SN74BCT2411	Ť
SN54BCT240	SN74BCT240	2-9		SN74BCT2827A	2-73
SN54BCT241	SN74BCT241	2-13		SN74BCT2828A	2-73
SN54BCT244	SN74BCT244	2-17	SN54BCT25240	SN74BCT25240	Ť
SN54BCT245	SN74BCT245	2-21	SN54BCT25241	SN74BCT25241	t
SN54BCT299	SN74BCT299	Ť	SN54BCT25244	SN74BCT25244	Ť
SN54BCT323	SN74BCT323	t	SN54BCT25245	SN74BCT25245	Ť
SN54BCT373	SN74BCT373	2-25	SN54BCT25620	SN74BCT25620	t
SN54BCT374	SN74BCT374	2-31	SN54BCT25621	SN74BCT25621	t
SN54BCT455	SN74BCT455	t	SN54BCT25622	SN74BCT25622	†
SN54BCT456	SN74BCT456	†	SN54BCT25623	SN74BCT25623	t
SN54BCT533	SN74BCT533	t	SN54BCT25640	SN74BCT25640	†
SN54BCT534	SN74BCT534	t	SN54BCT25641	SN74BCT25641	t
SN54BCT540	SN74BCT540	2-37	SN54BCT25642	SN74BCT25642	†
SN54BCT541	SN74BCT541	2-41	SN54BCT25756	SN74BCT25756	t
SN54BCT543	SN74BCT543	Ť	SN54BCT25757	SN74BCT25757	t
SN54BCT544	SN74BCT544	t	SN54BCT25760	SN74BCT25760	t
SN54BCT563	SN74BCT563	t	SN54BCT29818	SN74BCT29818	t
SN54BCT564	SN74BCT564	t	SN54BCT29821	SN74BCT29821	Ť
SN54BCT573	SN74BCT573	t	SN54BCT29822	SN74BCT29822	Ť
SN54BCT574	SN74BCT574	t	SN54BCT29823	SN74BCT29823	Ť
SN54BCT620	SN74BCT620	2-45	SN54BCT29824	SN74BCT29824	t
SN54BCT623	SN74BCT623	2-51	SN54BCT29825	SN74BCT29825	t
SN54BCT640	SN74BCT640	2-57	SN54BCT29826	SN74BCT29826	t
SN54BCT646	SN74BCT646	Ť		SN74BCT29827A	2-79
SN54BCT64	SN74BCT648	t		SN74BCT29828A	2-79
SN54BCT651	SN74BCT651	t		SN74BCT29833	2-85
SN54BCT652	SN74BCT652	t		SN74BCT29834	2-85
SN54BCT657	SN74BCT657	†	SN54BCT29841	SN74BCT29841	Ť
SN54BCT756	SN74BCT756	t	SN54BCT29842	SN74BCT29842	Ť
SN54BCT757	SN74BCT757	t	SN54BCT29843	SN74BCT29843	Ť
SN54BCT760	SN74BCT760	t	SN54BCT29844	SN74BCT29844	Ť
SN54BCT819	SN74BCT819	t	SN54BCT29845	SN74BCT29845	Ť
SN54BCT956	SN74BCT956	•	SN54BCT29846	SN74BCT29846	t
SN54BCT957	SN74BCT957	t		SN74BCT29853	2-93
SN54BCT958	SN74BCT958	†		SN74BCT29854	2-93
SN54BCT959	SN74BCT959	†		SN74BCT29861	2-101
SN54BCT2240	SN74BCT2240	2-61		SN74BCT29862	t
SN54BCT2241	SN74BCT2241	2-65		SN74BCT29863	2-105
SN54BCT2244	SN74BCT2244	2-69		SN74BCT29864	t

 $<sup>\</sup>ensuremath{^{\dagger}} \textsc{For}$  more information on these devices, contact the factory.

# LINE DRIVERS AND BUS TRANSCEIVERS

# BUFFERS AND DRIVERS WITH OPEN-COLLECTOR OUTPUTS

DESCRIPTION	NUMBER OF BITS	DEVICE TYPE	AVAILABLE
Noninverting		'757	<b>A</b>
Buffers, Drivers	ľ	′760	<b>A</b>
Inverting Buffers, Drivers	8	'756	A

# 25-0 DRIVERS WITH OPEN-COLLECTOR OUTPUTS

DESCRIPTION	NUMBER OF BITS	DEVICE TYPE	AVAILABLE
Noninverting	8	'25757	<b>A</b>
Buffers, Drivers		'25760	<b>A</b>
Inverting Buffers, Drivers	8	'25756	<b>A</b>

# BUFFERS AND DRIVERS WITH 3-STATE OUTPUTS

DESCRIPTION	NUMBER OF BITS	DEVICE TYPE	AVAILABLE
Quad Buffers/ Drivers with	4	125	<b>A</b>
Independent Output Controls	-	126	•
Noninverting Buffers/Drivers	8	′241	•
W/Symmetrical	l °	'244	•
G Inputs		'541	•
Inverting	8	'240	•
Buffers/Drivers	8	'540	•
Noninverting	10	'2827	•
Buffers/Drivers	10	'29827	•
Inverting	10	'2828	•
Buffers/Drivers	10	'29828	•

# 25- $\Omega$ LINE DRIVERS WITH 3-STATE OUTPUTS

DESCRIPTION	NUMBER OF BITS	TYPE OF LOGIC	DEVICE TYPE	AVAILABLE
Buffers/Drivers		True	'25241	<b>A</b>
W/Symmetrical G Inputs	8	True	'25244	<b>A</b>
Buffers/Drivers	8	Inverting	'25240	<b>A</b>

# SPECIAL BUFFERS/DRIVERS

DESCRIPTION	NUMBER OF BITS	TYPE OF LOGIC	DEVICE TYPE	AVAILABLE
Buffers/Drivers with Parity	8	Inverting	'455	<b>A</b>
Checker/ Generator		True	'456	<b>A</b>

# **BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

DESCRIPTION	NUMBER OF BITS	TYPE OF LOGIC	DEVICE	AVAILABLE
		True	'245	•
		Inverting	'620	•
Transceivers	8	True	'623	<b>A</b>
		Inverting	'640	<b>A</b>
		True	'543	<b>A</b>
Bus		Inverting	'544	<b>A</b>
Transceivers	8	True	'646	
with Registers	l °	Inverting	'648	<b>A</b>
with negisters		Inverting	'651	<b>A</b>
	ł	True	'652	<b>A</b>
Bus		True	'29833	•
Transceivers with Parity	8 to 9	Inverting	'29834	•
Checker/	0.03	True	129853	•
Generator		Inverting	129854	•
	9	True	'29863	•
Transceivers	3	Inverting	'29864	<b>A</b>
Hanaceivers	10	True	'29861	•
	10	Inverting	'29862	<b>A</b>
			'956	<b>A</b>
Latched	8		'957	<b>A</b>
Transceivers	°		'958	. 4
	1		'959	<b>A</b>

#### 25-Ω BUS TRANSCEIVERS

		20 11 200	THAITOCLITCHO			
DESCRIPTION	NUMBER OF BITS	TYPE OF LOGIC	PORT CONFIGURATION	DEVICE TYPE	AVAILABLE	
Bus Transceivers	8	True	3-5. *e; A = 25 Ω Line Dr. *e	'25245	<b>A</b>	
		Inverting	3-State; . ≈ 25 Ω Line Drive	'25620	•	
Bus Transceivers	8	True	B = 3-State; A = 25 Ω Drive, Open-Collector	'25621	<b>A</b>	
bus Transceivers	ransceivers 8		Inverting	B = 3-State; A = 25 Ω Drive, Open-Collector	'25622	<b>A</b>
		True	3-State; A = 25 Ω Line Drive	'25623	•	
		Inverting	3-State; A = 25 Ω Line Drive	'25640	4	
Bus Transceivers	8	True	B = 3-State; A = 25 Ω Line Drive, Open-Collector	'25641	•	
		Inverting	B = 3-State; A = 25 Ω Line Drive, Open-Collector	'25642	•	

#### BUFFERS AND LINE DRIVERS/ MOS MEMORY DRIVERS

DESCRIPTION	NUMBER OF BITS	DEVICE TYPE	AVAILABLE
Bus Drivers (Series Resistors)		'2240	<b>A</b>
	8	'2241	<b>A</b>
		'2244	<b>A</b>
Buffers (Series Resistors)		'2410	<b>A</b>
	11	'2411	<b>A</b>

- Denotes available product.
- ▲ Denotes planned new products. For product availability on these devices, contact the factory.



# FLIP-FLOPS

# FLIP-FLOPS WITH 3-STATE OUTPUTS

DESCRIPTION	NUMBER OF BITS	TYPE OF LOGIC	DEVICE TYPE	AVAILABLE
		True	'374	<b>A</b>
D-Type,	8	Inverting	'534	<b>A</b>
Edge-Triggered		Inverting	'564	<b>A</b>
		True	'574	<b>A</b>
D-Type	10	True	'29821	<b>A</b>
D-Type	10	Inverting	'29822	<b>A</b>

# **LATCHES AND REGISTERS**

# LATCHES WITH 3-STATE OUTPUTS

DESCRIPTION	NUMBER OF BITS	TYPE OF LOGIC	DEVICE TYPE	AVAILABLE
*	8	True	'373	<b>A</b>
Transparent	sparent 8   True		'573	<b>A</b>
4 .		In	'533	<b>A</b>
Transparent	t 8	sparent 8 Inverting 5	'564	<b>A</b>
-	10	True	'29841	<b>A</b>
	'0	Inverting	'29842	<b>A</b>
T		True	'29843	<b>A</b>
ransparent	ransparent 9	Inverting	'29844	<b>A</b>
	8	True	'29845	<b>A</b>
	, °	Inverting	'29846	<b>A</b>

# **REGISTERS**

# SHIFT REGISTERS

DESCRIPTION	NUMBER		MO	DES		DEVICE	AVAILABLE
	OF BITS	S-	S	L	н	TYPE	AVAILABLE
Parallel-In		×	X	х	x	'299	•
Parallel-Out	- 8			<u> </u>	_^_		
BiDirectional		×	×	x	×	′323	<b>A</b>

NOTE: Modes; S- = S-R, S = S-L, L = Load, H = Hold

# SIGN-PROTECTED REGISTERS

DESCRIPTION	NUMBER	MODES				DEVICE	AVALIABLE	
DESCRIPTION	OF BITS	S-	S	L	н	TYPE	AVAILABLE	
Sign-Protected Registers	- 8	x		х	×	'322	•	

# OTHER REGISTERS

DESCRIPTION	NUMBER OF BITS	DEVICE TYPE	AVAILABLE			
Pipeline Register		'819	<b>A</b>			
Diagnostic/ Pipeline Register	8	'29818	· 🛦			
	9	′29823 ▲				
Registers	9	'29824	<b>A</b> .			
negisters	8	'29825	<b>A</b>			
		'29826	<b>A</b>			

- Denotes available product.
- ▲ Denotes planned new products. For product availability on these devices, contact the factory.



# INTRODUCTION

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

# OPERATING CONDITIONS AND CHARACTERISTICS (IN SEQUENCE BY LETTER SYMBOLS)

Ci Input capacitance

The internal capacitance at an input of the device.

Co Output capacitance

The internal capacitance at an output of the device.

Power dissipation capacitance Cpd

Used to determine the no-load dynamic power dissipation per logic function (see individual circuit pages):

 $P_D = C_{pd} V_{CC}^2 f + I_{CC} V_{CC}$ 

fmax Maximum clock frequency

> The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification.

lcc Supply current

The current into\* the VCC supply terminal of an integrated circuit.

High-level input current Ιн

The current into\* an input when a high-level voltage is applied to that input.

Low-level input current ĦΕ

The current into\* an input when a low-level voltage is applied to that input.

High-level output current ЮН

The current into\* an output with input conditions applied that, according to the product specification, will

establish a high level at the output.

Low-level output current IOL

The current into\* an output with input conditions applied that, according to the product specification, will

establish a low level at the output.

loz Off-state (high-impedance-state) output current (of a three-state output)

The current flowing into\* an output having three-state capability with input conditions established that,

according to the production specification, will establish the high-impedance state at the output.

ta Access time

> The time interval between the application of a specified input pulse and the availability of valid signals at an output.

<sup>\*</sup>Current out of a terminal is given as a negative value.

# tdis Disable time (of a three-state or open-collector output)

The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from either of the defined active levels (high or low) to a high-impedance (off) state.

NOTE: For 3-state outputs, t<sub>dis</sub> = t<sub>PHZ</sub> or t<sub>PLZ</sub>. Open-collector outputs will change only if they are low at the time of disabling so t<sub>dis</sub> = t<sub>PLH</sub>.

# ten Enable time (of a three-state or open-collector output)

The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from a high-impedance (off) state to either of the defined active levels (high or low).

NOTE: In the case of memories, this is the access time from an enable input (e.g., G). For 3-state outputs,  $t_{en} = t_{PZH}$  or  $t_{PZL}$ . Open-collector outputs will change only if they are responding to data that would cause the output to go low so, for them,  $t_{en} = t_{PHL}$ .

# th Hold time

The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.

NOTES: 1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.

The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is guaranteed.

# tpd Propagation delay time

The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level. ( $t_{pd} = t_{PHL}$  or  $t_{PLH}$ ).

# tphL Propagation delay time, high-to-low level output

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level.

# tpHZ Disable time (of a three-state output) from high level

The time interval between the specified reference points on the input and the output voltage waveforms with the three-state output changing from the defined high level to a high-impedance (off) state.

# tPLH Propagation delay time, low-to-high-level output

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level.

# tpLZ Disable time (of a three-state output) from low level

The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined low level to a high-impedance (off) state.

#### tpzH Enable time (of a three-state output) to high level

The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined high level.

# tpzL Enable time (of a three-state output) to low level

The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined low level.



# t<sub>su</sub> Setup time

The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal.

- NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.
  - The setup time may have a negative value in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed.

#### tw Pulse duration (width)

The time interval between specified reference points on the leading and trailing edges of the pulse waveform.

# VIH High-level input voltage

An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables.

NOTE: A minimum is specified that is the least-positive value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.

# V<sub>IL</sub> Low-level input voltage

An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables.

NOTE: A minimum is specified that is the most-positive value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.

# VOH High-level output voltage

The voltage at an output terminal with input conditions applied that, according to product specification, will establish a high level at the output.

# VOL Low-level output voltage

The voltage at an output terminal with input conditions applied that, according to product specification, will establish a low level at the output.

The following symbols are used in function tables on TI data sheets:

Н	=	high level (steady state)
L	= .	low level (steady state)
1	=	transition from low to high level
$\downarrow$	=	transition from high to low level
$\rightarrow$	=	value/level or resulting value/level is routed to indicated destination
$\sim$	=	value/level is re-entered
Х	=	irrelevant (any input, including transitions)
Z	=	off (high-impedance) state of a 3-state-output
a h	=	the level of steady-state inputs at inputs A through H respectively
O <sub>0</sub>	=	level of Q before the indicated steady-state input conditions were established
$\overline{\Omega}_{0}$	=	complement of $\mathbf{Q}_0$ or level of $\overline{\mathbf{Q}}$ before the indicated steady-state input conditions were established
$Q_n$	=	level of Q before the most recent active transition indicated by $\downarrow$ or $\uparrow$
$\prod$	=	one high-level pulse
	=	one low-level pulse
TOGGLE	= "	each output changes to the complement of its previous level on each active transition indicated by $\downarrow$ or $\uparrow$ .

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains H, L, and/or X together with  $\uparrow$  and/or  $\downarrow$ , this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level (H, L,  $Q_0$ , or  $\overline{Q}_0$ ), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse,  $\int$  or  $\int$ , the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)

Among the most complex function tables in this book are those of the shift registers. These embody most of the symbols used in any of the function tables, plus more. Below is the function table of a 4-bit bidirectional universal shift register, e.g., type SN74194.

FII	INCT	ION	TAP	1 F

					FONCTIC	,,,	~011						
INPUTS										OUTPUTS			
	МС	DE		SEI	RIAL		PARA	LLE	L	_			_
CLEAR	S1	SO	CLOCK	LEFT	RIGHT	Α	В	С	D	QΑ	$\alpha_{B}$	αc	$\sigma_{D}$
L	Х	Х	×	х	×	х	Х	Х	×	L	L	L	L
н	×	×	L	×	x	х	X	X	X	QAO	$Q_{B0}$	$q_{C0}$	$Q_{D0}$
Н	н	Н	t	×	×	a	b	c	d	а	b	С	d
н	L	Н	t	×	Н	х	X	X	X	н	$Q_{An}$	$Q_{Bn}$	$Q_{Cn}$
н	L	Н	t	×	L	x	X	X	X		$Q_{An}$		$Q_{Cn}$
н	н	L	Ť	н	×	х	×	X	х	Ω <sub>Bn</sub>	$Q_{Cn}$	$\mathtt{Q}_{Dn}$	н
Н	н	L	t	L	×	х	X	х	X	QBn	$Q_{Cn}$	$Q_{Dn}$	L
н	L	L	×	x	×	x	Х	Х	X	QAO	$Q_{BO}$	$\sigma_{C0}$	$Q_{D0}$

The first line of the table represents a synchronous clearing of the register and says that if clear is low, all four outputs will be reset low regardless of the other inputs. In the following lines, clear is inactive (high) and so has no effect.

The second line shows that so long as the clock input remains low (while clear is high), no other input has any effect and the outputs maintain the levels they assumed before the steady-state combination of clear high and clock low was established. Since on other lines of the table only the rising transition of the clock is shown to be active, the second line implicitly shows that no further change in the outputs will occur while the clock remains high or on the high-to-low transition of the clock.

The third line of the table represents synchronous parallel loading of the register and says that if S1 and S0 are both high then, without regard to the serial input, the data entered at A will be at output  $Q_A$ , data entered at B will be at  $Q_B$ , and so forth, following a low-to-high clock transition.

The fourth and fifth lines represent the loading of high- and low-level data, respectively, from the shift-right serial input and the shifting of previously entered data one bit; data previously at  $Q_D$  is now at  $Q_D$ , the previous levels of  $Q_D$  and  $Q_D$  are now at  $Q_D$  and  $Q_D$  respectively, and the data previously at  $Q_D$  is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is low and S0 is high and the levels at inputs A through D have no effect.

The sixth and seventh lines represent the loading of high- and low-level data, respectively, from the shift-left serial input and the shifting of previously entered data one bit; data previously at  $Q_B$  is now at  $Q_A$ , the previous levels of  $Q_C$  and  $Q_D$  are now at  $Q_B$  and  $Q_C$ , respectively, and the data previously at  $Q_A$  is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is high and S0 is low and the levels at inputs A through D have no effect.

The last line shows that as long as both mode inputs are low, no other input has any effect and, as in the second line, the outputs maintain the levels they assumed before the steady-state combination of clear high and both mode inputs low was established.


The truth table functional tests do not reflect all possible combinations or sequential modes.

# D flip-flop and latch signal conventions

It is normal TI practice to name the outputs and other inputs of a D-type flip-flop or latch and to draw its logic symbol based on the assumption of true data (D) inputs. Outputs that produce data in phase with the data inputs are called  $\overline{Q}$  and those producing complementary data are called  $\overline{Q}$ . An input that causes a  $\overline{Q}$  output to go high or a  $\overline{Q}$  output to go low is called Preset (PRE). An input that causes a  $\overline{Q}$  output to go high or a  $\overline{Q}$  output to go low is called Clear (CLR). Bars are used over these pin names (PRE and CLR) if they are active-low.

The devices on several data sheets are second-source designs, and the pin-name conventions used by the original manufacturers have been retained. That makes it necessary to designate the inputs and outputs of the inverting circuits  $\overline{D}$  and Q.

In some applications, it may be advantageous to redesignate the data input from D to  $\overline{D}$  or vice versa. In that case, all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbols. Arbitrary pin numbers are shown in parentheses.




The figures show that when  $\Omega$  and  $\overline{\Omega}$  exchange names, the Preset and Clear pins also exchange names. The polarity indicators ( $\triangleright$ ) on  $\overline{PRE}$  and  $\overline{CLR}$  remain, as these inputs are still active-low, but the presence or absence of the polarity indicator changes at D (or  $\overline{D}$ ), Q, and  $\overline{\Omega}$ . Pin 5 ( $\Omega$  or  $\overline{\Omega}$ ) is still in phase with the data input (D or  $\overline{D}$ ); their active levels change together.

In digital system design, consideration must be given to thermal management of components. The small size of the "small outline" package makes this even more critical. Figure 1 shows the thermal resistance of these packages for various rates of air flow.

The thermal resistances in Figure 1 can be used to approximate typical and maximum virtual junction temperatures for the BiCMOS family. In general, the junction temperature for any device can be calculated using Equation 1.

Typical junction temperature can be calculated using Equation 1 directly with typical values of ICC taken from the data sheets and VCC = 5 volts. To calculate maximum junction temperature, it is necessary to take into account the spread of ICC values for a population.

Maximum junction temperature for all 54BCT parts can be calculated using Equation 1 with ICC being the maximum value specified on the data sheet and VCC = 5.5 volts. In fact, ICC for Series 54 devices at the temperature extremes of  $-55^{\circ}$ C to  $125^{\circ}$ C will be higher than for a Series 74 device at the temperature extremes of  $0^{\circ}$ C to  $70^{\circ}$ C. This is reflected in the limits specified for 74BCT devices, which are less than those specified for 54BCT



which are less than those specified for 54bCl devices. The BCT family data sheets give a single maximum value for I<sub>CC</sub>. If that value is used to calculate maximum junction temperature for series 74 devices, an unrealistically high value will result. Instead, Equation 2 can be used. This uses the factor 1.31 to scale the typical value of I<sub>CC up to</sub> a practical maximum value for

FIGURE 1

$$T_{J} = R_{\theta JA} \left( V_{CC} \cdot I_{CC} + N \cdot I_{OL} \cdot V_{OL} \right) + T_{A}$$
(1)

where

T<sub>J</sub> = virtual junction temperature

process variations and thermal effects.

 $R_{\theta JA}$  = thermal resistance, junction to ambient air

VCC = supply voltage (5 V for typical, 5.5 V for maximum)

ICC = supply current

N = the number of outputs

IOL = the low-level output current

VOL = the low-level output voltage

TA = the ambient air temperature

$$TJ_{\text{max}} = R_{\theta}JA (5.5 \cdot 1.31 \cdot | \text{CCtyp} + \text{N} \cdot | \text{OL} \cdot \text{VOL}) + T_A$$
(2)

**General Information** 

1

**BiCMOS Circuits** 

2

**Mechanical Data** 

3

# SN54BCT125, SN54BCT126 SN74BCT125, SN74BCT126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

D3133, SEPETEMBER 1988

- State of the Art BiCMOS Design Significantly Reduces Iccz
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- ESD Protection Exceeds 2000 V per MIL-STD-883C Method 3015
- Package Options Include Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

# description

These bus buffers feature independent line drivers with three-state outputs, Each 'BCT125 output is disabled when the associated  $\overline{G}$  is high. and each 'BCT126 output is disabled when the associated G is low.

The SN54BCT125 and SN54BCT126 are characterized for operation over the full military temperature range of -55°C to 125°C. The and SN74BCT126 are SN74BCT125 characterized for operation from -40°C to 85 °C.

# FUNCTION TABLES


'BCT125 (EACH BUFFER)

'BCT126 (EACH BUFFER)

INPUTS		OUTPUT	II.	IPUTS	OUTPUT		
G	Α	Y	G	Α	Y		
L	Н	Н	Н	Н	Н		
L	L	L	Н	L	L		
Н	X	z	L	Х	Z		


H = high level, L = low level, X = irrelevant

# SN54BCT125, SN54BCT126 . . . J PACKAGE SN74BCT125, SN74BCT126 . . . N PACKAGE (TOP VIEW)



† G on 'BCT125; G on 'BCT126

# logic symbols‡





	'Β	CT12	:6	
1G (1) 1A (2)	EN	$\triangleright$	$\nabla$	(3) 1Y
2G (4) 2A (5)		-		(6) 2Y
3G (10) 3A (9)				(8) 3Y
4G (13)				. (11) 4Y

<sup>&</sup>lt;sup>‡</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Copyright © 1988, Texas Instruments Incorporated


# logic diagrams (positive logic)








'BCT126














# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> 0.5 V to 7 V
Input voltage
Voltage applied to any output in the disabled or power-off state0.5 V to 5.5 V
Voltage applied to any output in the high state
Current into any output in the low state: SN54BCT125, SN54BCT126
SN74BCT125, SN74BCT126
Operating free-air temperature range: SN54BCT125, SN54BCT12655°C to 125°C
SN74BCT125, SN74BCT126 0°C to 70°C
Storage temperature range -65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# SN54BCT125, SN54BCT126 SN74BCT125, SN74BCT126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

# recommended operating conditions

			SN54BCT125 SN74BCT125 SN54BCT126 SN74BCT126			UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	1
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage	2			2			V
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	V
<sup>J</sup> IK	Input clamp current			- 18			-18	mA
ГОН	High-level output current			-12			-15	mA
loL	Low-level output current			48			64	mA
TA	Operating free-air temperature	- 55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			154BCT		SN74BCT125 SN74BCT126			UNIT
				TYP <sup>†</sup>		MIN	TYP	MAX	
VIK	$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2			- 1.2	V
		I <sub>OH</sub> = -3 mA	2.4	3.3		2.4	3.3		
Voн	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -12 mA	2	3.2					V
		I <sub>OH</sub> = -15 mA				2	3.1		
	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.38 0.55					V
V <sub>OL</sub>		I <sub>OL</sub> = 64 mA					0.42	0.55	
<u> </u>	$V_{CC} = 5.5 V$	V <sub>I</sub> = 5.5 V			0.1			0.1	mA
lΗ	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20			20	μΑ
Iμ	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 0.5 V			-1			- 1	mA
lozh	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 2.7 V		,	50			50	μΑ
<sup>I</sup> OZL	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 0.5 V			-50			- 50	μΑ
los <sup>‡</sup>	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 0	- 100		-225	- 100		- 225	mA
Іссн				19			19		
ICCL	$V_{CC} = 5.5 V$ ,	Outputs open		46			46		mA
ICCZ				6			6		}



 $<sup>^{\</sup>dagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.  $^{\ddagger}$ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

**BiCMOS Circuits** 

# SN54BCT125, SN54BCT126 SN74BCT125, SN74BCT126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

# 'BCT125 switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T <sub>A</sub> = 25 °C 'BCT125 MIN TYP MAX	V <sub>CC</sub> = 4.5 V C <sub>L</sub> = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T <sub>A</sub> = MIN to SN54BCT125		UNIT	
tPLH	Α	Υ	3.3			ns	
<sup>†</sup> PHL		·	1.8	ļ			
tPZH	<u> </u>	Y	6.4			ns	
tPZL		'	7.5				
tPHZ	G	· ·	.6			ns	
tPLZ		Ť	6.7			118	

# 'BCT126 switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	ТО (ОИТРИТ)	VCC = 5 V CL = 50 p R1 = 500 R2 = 500 TA = 25°0 'BCT126	F, Ω, Ω, C	C <sub>L</sub> R1 R2 T <sub>A</sub> SN54B	C = 4.5 V = 50 pF, = 500 Ω, = 500 Ω, = MIN to CT126	MAX <sup>†</sup> SN74E	3CT126	UNIT			
L	<u> </u>		MIN TYP	MAX	MIN	MAX	MIN	MAX				
t <sub>PLH</sub>	A		3.3				[		ns			
tPHL		, ,	l			1.8						115
tPZH	G		6.4						ns			
tPZL		YF	7.5						115			
tPHZ	G	Y	6						-			
tPLZ		· ·	6.7						ns			


<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

# PARAMETER MEASUREMENT INFORMATION




TEST S1				
TEST	S1			

TEST	S1
tPLH	Open
<sup>t</sup> PHL	Open
tPZH	Open
tPZL	Closed
tPHZ	Open
tPLZ	Closed



# VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



**VOLTAGE WAVEFORMS** ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A. CL includes probe and jig capacitance.
  - B. Input pulses are supplied by generators having the following characteristics: PRR  $\geq 10$  MHz,  $Z_0 = 50 \Omega$ ,  $t_f = 2.5$  ns,  $t_f = 2.5$  ns.
  - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

# SN54BCT240, SN74BCT240 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

D3057, OCTOBER 1987


- State of the Art BiCMOS Design Significantly Reduces ICCZ
- Comparable Speed and Improved Power Performance Relative to 54F/74F240
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- ESD Protection Exceeds 2000 V per MIL-STD-883C Method 3015
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

# description


These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'BCT241 and 'BCT244, these devices provide a choice of selected combinations of inverting and non-inverting outputs, symmetrical  $\overline{G}$  (active-low output control) inputs, and complementary G and  $\overline{G}$  inputs. These devices feature high fan-out and improved fan-in.

The SN54' family is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74' family is characterized for operation from 0°C to 70°C.


SN54BCT240 . . . J PACKAGE SN74BCT240 . . . DW OR N PACKAGE



#### SN54BCT240 . . . FK PACKAGE (TOP VIEW)




# logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# logic diagram (positive logic)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, VCC	0.5 V to 7 V
Input voltage	0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	
Voltage applied to any output in the high state	0.5 V to VCC
Operating free-air temperature ranges: SN54BCT240	55°C to 125°C
SN74BCT240	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# recommended operating conditions

		SN	SN					
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
1 <sub>IK</sub>	Input clamp current			- 18			- 18	mA
ЮН	High-level output current			-12			- 15	mA
lOL	Low-level output current			48			64	mA
TA	Operating free-air temperature	- 55		125	0		70	°C



# SN54BCT240, SN74BCT240 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS		SN	SN54BCT240				SN74BCT240			
PARAMETER			MIN	TYP	MAX	MIN	TYP	MAX	UNIT		
VIK	$V_{CC} = 4.5 V$ ,	l₁ = −18 mA			-1.2			-1.2	V		
		I <sub>OH</sub> = -3 mA	2.4	3.3		2.4	3.3				
Voн	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -12 mA	2	3.2					v		
		I <sub>OH</sub> = -15 mA				2	3.1				
Va	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.38	0.55				v		
VOL		I <sub>OL</sub> = 64 mA					0.42	0.55	v		
l <sub>l</sub>	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 5.5 V			0.1			0.1	mA		
I <sub>I</sub> IH	$V_{CC} = 5.5 V$ ,	V <sub>1</sub> = 2.7 V			20			20	μΑ		
l <sub>IL</sub>	$V_{CC} = 5.5 V$ ,	V <sub>1</sub> = 0.5 V			-1			- 1	mA		
lozh	V <sub>CC</sub> = 5.5 V,	$V_0 = 2.7 V$			50			50	μΑ		
lozL	$V_{CC} = 5.5 V$ ,	$V_0 = 0.5 V$			- 50			-50	μΑ		
los‡	VCC = 5.5 V,	V <sub>0</sub> = 0	- 100		-225	- 100		-225	mA		
Іссн				19	31		19	31			
ICCL	$V_{CC} = 5.5 V$ ,	Outputs open		46	71		46	71	mA		
Iccz				6	12		6	12			


<sup>&</sup>lt;sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ .

# switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> = 50 pF R1 = 500 Ω R2 = 500 Ω		$V_{CC} = 5 V$ , $V_{CC} = 4.5 V$ $C_L = 50 \text{ pF}$ , $C_L = 50 \text{ pF}$ , $R1 = 500 \Omega$ , $R1 = 500 \Omega$ , $R2 = 500 \Omega$ , $R2 = 500 \Omega$ , $R4 = 500 \Omega$ , $R4 = 500 \Omega$ , $R5 = 500 \Omega$				UNIT						
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	1					
t <sub>PLH</sub>	Α	Y	1	3.3	4.8	1	6.4	1	5.6						
tPHL			· ·	'	<u>'</u>	0.4	1.8	3.5	0.4	4.5	0.4	4	ns		
tPZH	<u> </u>	Y	2	6.4	8.6	2	11	2	10						
tpzl	<b>u</b>	' [	, ·	<b>Y</b>	, ,	Ť	1	_2	7.5	9.6	, 2	11.7	2	11.1	ns
tPHZ		Y Y	2	6	8	2	9.5	2	8.8	ns					
t <sub>PLZ</sub>		L	2	6.7	8.7	2	13.1	2	10.6	'''					

<sup>\*</sup>Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.


# PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE							
TEST	S1						
<sup>t</sup> PLH	Open						
tPHL	Open						
<sup>t</sup> PZH	Open						
tp7I	Closed						

Open

Closed



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



<sup>t</sup>PHZ

tpLZ

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal condition such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by the generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .

FIGURE 1. SWITCHING CHARACTERISTICS

# SN54BCT241, SN74BCT241 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

D3057, OCTOBER 1987


- State of the Art BiCMOS Design Significantly Reduces ICCZ
- Comparable Speed and Improved Power Performance Relative to 54F/74F241
- ESD Protection Exceeds 2000 V per MIL-STD-883C Method 3015
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

# description

These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'BCT240 and 'BCT244, these devices provide the choice of selected combinations of inverting outputs, symmetrical  $\overline{G}$  (active-low output control) inputs, and complementary G and  $\overline{G}$  inputs.

The SN54' family is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74' family is characterized for operation from 0°C to 70°C.

# logic symbol†




<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN54BCT241 . . . J PACKAGE SN74BCT241 . . . DW OR N PACKAGE (TOP VIEW)

1Ġ [[1	U20□VCC
1A1 🛮 2	19 🗌 2G
2Y4 🏻 3	18 🗀 1Y1
1A2 🛮 4	17 🗌 2A4
2Y3 🏻 5	16[] 1Y2
1A3 🛮 6	15 🗌 2A3
2Y2 🔲 7	14 🗌 1Y3
1A4 🏻 8	13 🗌 2A2
2Y1 🗍 9	12 🗍 1 Y 4
GND ☐10	11 🗀 2A 1


# SN54BCT241 . . . FK PACKAGE (TOP VIEW)



# FUNCTION TABLE

OUTPUT CONTROL	DATA INPUT	ОИТРИТ	OUTPUT CONTROL		OUTPUT
1Ğ	1A	1Y	2G	2A	2Y
Н	Х	Z	L	Х	Z
L	L	L	Н	L	L
L	Н	н	Н	н	н

# logic diagram (positive logic)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub>
Input voltage
Voltage applied to any output in the disabled or power-off state0.5 V to 5.5 V
Voltage applied to any output in the high state
Operating free-air temperature ranges: SN54BCT24155°C to 125°C
SN74BCT241 0°C to 70°C
Storage temperature range

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# recommended operating conditions

		SN	SN54BCT241			SN74BCT241			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧	
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage			0.8			0.8	V	
l <sub>IK</sub>	Input clamp current			-18			-18	mA	
Іон	High-level output current			-12			-15	mA	
loL	Low-level output current			48			64	mA	
TA	Operating free-air temperature	-55		125	0		70	°C	



# SN54BCT241, SN74BCT241 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SI	SN54BCT241			SN74BCT241			
			MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK	$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2			-1.2	٧	
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -3 mA	2.4	3.3		2.7	3.3		v	
Voн		I <sub>OH</sub> = -12 mA	2	3.2						
		I <sub>OH</sub> = -15 mA				2	3.1			
V	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.38	0.55				v	
VOL		I <sub>OL</sub> = 64 mA		-			0.42	0.55		
ly .	V <sub>CC</sub> = 5.5 V,	$V_{  } = 5.5 \text{ V}$			0.1			0.1	mA	
ЧΗ	$V_{CC} = 5.5 V$ ,	$V_1 = 2.7 V$			20			20	μΑ	
I,L	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 0.5 V			- 1			- 1	mA	
lozh	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.7 V$			50			50	μΑ	
lozL	$V_{CC} = 5.5 V$ ,	$V_0 = 0.5 V$			- 50			-50	μΑ	
los‡	VCC = 5.5 V,	V <sub>0</sub> = 0	- 100		- 225	- 100		-225	mA	
<b>І</b> ссн	V <sub>CC</sub> = 5.5 V, Outputs open	Outputs high		23	40		23	40	mA	
lCCL		Outputs low	1	53	75		53	75	mA	
Iccz		Outputs disabled		4	10		-4	10	mA	


<sup>&</sup>lt;sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ .

# switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V},$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = 25^{\circ}C$ BCT241			V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T <sub>A</sub> = MIN to MAX <sup>5</sup> SN54BCT241 SN74BCT241				UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
tpLH	А	Y	1.1	2.5	4.2	0.9	4.8	0.9	4.6	–l ns l
tpHL			1.7	3	4.8	1.3	5.6	1.5	5.4	
tPZH	G or G	G Y	2	5.7	8.9	2	11.3	2	10.3	
tPZL			2	5.2	8.7	2	10.2	2	9.8	ns
<sup>t</sup> PHZ	G or G	Y	2	5.8	8.2	2	10.1	2	9.7	ns
tPLZ			2	7	9.4	2	13.4	2	11.7	""

<sup>§</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


<sup>\*</sup>Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.





SWITCH PUS	ITION TABLE
TEST	S1

TEST	S1
tPLH	Open
tPHL	Open
tPZH	Open
tPZL	Closed
tPHZ	Open
<sup>†</sup> PLZ	Closed

3 V







**VOLTAGE WAVEFORMS** ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

**VOLTAGE WAVEFORMS** PROPAGATION DELAY TIMES

- NOTES: A. C<sub>L</sub> includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal condition such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by the generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \, \Omega$ ,  $t_r \leq 2.5 \, ns$ ,  $t_f \leq 2.5 \text{ ns.}$
  - D. The outputs are measured one at a time with one transition per measurement.

FIGURE 1. SWITCHING CHARACTERISTICS

# SN54BCT244, SN74BCT244 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

D3057, OCTOBER 1987-REVISED SEPTEMBER 1988


- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce DC Loading
- State of the Art BiCMOS Design Significantly Reduces ICCZ
- Comparable Speed and Improved Power Performance Relative to 54F/74F244
- ESD Protection Exceeds 2000 V per MIL-STD-883C Method 3015
- Package Options Include "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

### description

These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'BCT240 and 'BCT241, these devices provide the choice of selected combinations of inverting outputs, symmetrical  $\overline{G}$  (active-low output control) inputs, and complementary G and  $\overline{G}$  inputs.

The SN54BCT244 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74BCT244 is characterized for operation from 0 °C to 70 °C.

# logic symbol†




 $<sup>^{\</sup>dagger}\text{This}$  symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### SN54BCT244 . . . J PACKAGE SN74BCT244 . . . DW OR N PACKAGE (TOP VIEW)

1 G	1	U 20	þ	Vcc
1A1 [	2	19		2G
2Y4 [	]3	18		1Y1
1A2 [	]4	17		2A4
2Y3 [	5	16		1Y2
1A3 [	]6	15		2A3
2Y2 [	7	14		1Y3
1A4 [	]8	13		2A2
2Y1 [	9	12		1Y4
GND [	10	11		2A1


# SN54BCT244 . . . JK PACKAGE (TOP VIEW)



#### **FUNCTION TABLE**

OUTPUT CONTROL	DATA INPUT	ОИТРИТ
1G, 2G	Α	Υ
Н	Х	Z
L	L	L .
L	н	н

# logic diagram (positive logic)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, VCC0	.5 V to 7 V
Input voltage	.5 V to 7 V
Voltage applied to any output in the disabled or power-off state0.5	V to 5.5 V
Voltage applied to any output in the high state	5 V to VCC
Current into any output in the low state: SN54BCT244	96 mA
SN74BCT244	128 mA
Operating free-air temperature range: SN54BCT24455°	C to 125°C
SN74BCT244 0	°C to 70°C
Storage temperature range65°	C to 150°C

<sup>†</sup>Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# SN54BCT244, SN74BCT244 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

### recommended operating conditions

		SN	SN54BCT244			SN74BCT244			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
V <sub>IH</sub>	High-level input voltage	2			2			V	
VIL	Low-level input voltage			0.8			0.8	V	
1 <sub>IK</sub>	Input clamp current			18			-18	mA	
Іон	High-level output current		-12			-15	mA		
lOL	Low-level output current			48			64	mA	
TA	Operating free-air temperature	- 55		125	0		70	°C	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	7507.0	CNDITIONS	SI	SN					
PARAMETER	TEST CONDITIONS			TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -3 mA	2.4	3.3		2.4	3.3		
<sup>-</sup> ∨oн		I <sub>OH</sub> = -12 mA	2	3.2					V
		I <sub>OH</sub> = -15 mA				2	3.1		
Voi	V <sub>OL</sub> V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.38	0.55				V
VOL.		I <sub>OL</sub> = 64 mA					0.42	0.55	· ·
lį	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 5.5 V			0.1		-	0.1	mA
lін	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 2.7 V			20			20	μΑ
liL	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0.5 V			- 1			- 1	mA
lozh	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.7 V$			50			50	μΑ
OZL	$V_{CC} = 5.5 \text{ V},$	$V_0 = 0.5 V$	- 1		- 50			- 50	μΑ
los‡	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 0	- 100		-225	- 100		-225	mA
ıссн		Outputs high		23	40		23	40	mA
ICCL	V <sub>CC</sub> = 5.5 V	Outputs low		53	80		53	80	mA
lccz		Outputs disabled		4	10		4	10	mA

 $<sup>^{\</sup>dagger}$ All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25 °C.


### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	то (ОИТРИТ)	C <sub>L</sub> R1 R2 T <sub>A</sub>	$V_{CC} = 5 \text{ V},$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = 25 ^{\circ}C$ 'BCT244		C R R	$C_{CC} = 4.5 \text{ V}$ $C_{L} = 50 \text{ pF}$ , $C_{L} = 500 \Omega$ , $C_{L} = 500 \Omega$ , $C_{L} = 600 \Omega$	MAX §	V, 4BCT244	UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
<sup>t</sup> PLH	- A	Υ	1.2	2.5	4.4	0.9	5.3	0.7	5	ns
<sup>t</sup> PHL		, r	1.7	3.2	5	1.4	6	1.4	5.5	115
t <sub>PZH</sub>		Y	2	5.7	7.8	2	9	2	8.7	ns
<sup>t</sup> PZL	<u> </u>	, T	2	5.9	8.1	2	9.4	2	8.9	113
tPHZ	G	Y	2	5.4	6.7	2	8	2	7.7	ns
tPLZ		T	2	6.1	7.6	2	9.8	2	8.9	113

<sup>§</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.




<sup>\*</sup>Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.




# SWITCH POSITION TABLE

TEST	S1
tPLH	Open
tPHL	Open
tPZH	Open
tPZL	Closed
tPHZ	Open
tPLZ	Closed



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A. Ct includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal condition such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by the generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \,\Omega$ ,  $t_r \leq$  2.5 ns,
  - D. The outputs are measured one at a time with one transition per measurement.

#### FIGURE 1. SWITCHING CHARACTERISTICS

# SN54BCT245, SN74BCT245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

D3057, SEPTEMBER 1988

- BiCMOS Design Substantially Reduces Standby Current
- 3-State Outputs Drive Bus Lines Directly
- ESD Protection Exceeds 2000 V per MIL-STD-883C Method 3015
- Comparable Speed and Improved Power Performance Relative to SN54F245, SN74F245
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. Implementing the control function minimizes external timing requirements.


The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction control (DIR) input. The enable input  $(\overline{G})$  can disable the device so that the buses are effectively isolated.

The SN54BCT245 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74BCT245 is characterized for operation from 0°C to 70°C.


#### **FUNCTION TABLE**

ENABLE G	DIRECTION CONTROL DIR	OPERATION
L	L	B data to A bus
L	. н 🕝	A data to B bus
н	×	Isolation

SN54BCT245 . . . J PACKAGE SN74BCT245 . . . DW OR N PACKAGE (TOP VIEW)



SN54BCT245 . . . FK PACKAGE (TOP VIEW)




# logic symbol†

#### DIR 3 EN1 [BA] 3 EN2 [AB] 2 🗸 A2 B2 (16) В3 Α4 B4 Α5 В5 Α6 В6 Α7 В7

<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, J, and N packages.

# logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, vCC	-0.5 V to / V
Input voltage (see Note 1)	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to VCC
Current into any output in the low state: SN54BCT245	96 mA
SN74BCT245	128 mA
Operating free-air temperature range: SN54BCT245	-55°C to 125°C
SN74BCT245	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### recommended operating conditions

			SI	SN54BCT245		SN74BCT245			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	ONIT
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
IIK	Input clamp current				- 18			- 18	mA
	IP I I I I I I I I I I I I I I I I I I	A1-A8			-3			-3	mA
юн	High-level output current	B1-B8			- 12			-15	mA
		A1-A8			20			24	mA
lOL	Low-level output current	B1-B8			48			64	mA
TA	Operating free-air temperature		- 55		125	0		70	°C



# SN54BCT245, SN74BCT245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

# electrical characteristics over recommended operating free-air temperature range, VCC = 5.5 V (unless otherwise noted)

2424	******	TECT	CONDITIONS	SN	I54BCT	245	SN	UNIT			
PARA	METER	1691	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNII	
VIK		$V_{CC} = 4.5 V$ ,	I <sub>IK</sub> = -18 mA			-1.2			-1.2	V	
	Any A		IOH = -1 mA	2.5	3.4		2.5	3.4			
1	Any A		I <sub>OH</sub> = -3 mA	2.4	3.3		2.4	3.3			
∨он		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -3 mA	2.4	3.3		2.4	3.3		V	
	Any B		I <sub>OH</sub> = -12 mA	2	3.2						
			I <sub>OH</sub> = -15 mA				2	3.1			
	Any A		I <sub>OL</sub> = 20 mA		0.3	0.5					
\ <sub>V=</sub> .	Ally A	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA					0.35	0.5	v	
VOL	Any B	ACC = 4.9 A	IOL = 48 mA		0.38	0.55	I			٧.	
	Ally B		IOL = 64 mA			_	3.	0.42	0.55		
h‡	A and B	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 5.5 V			1			1	mA	
4.	DIR and G	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 5.5 V			0.1	-		0.1	IIIA	
l <sub>IH</sub> ‡	A and B	Vaa - 55 V	CC = 5.5 V, V <sub>I</sub> = 2.7 V			70			70	μА	
ηΗ	DIR and G	VCC = 3.5 V,	V  2.7 V			20			20	<u>,</u> μΛ	
l	A and B	V <sub>CC</sub> = 5.5 V,	V: - 0.5 V			-0.65			-0.65	mA	
IL.	DIR and G	VCC = 3.5 V,	V  = 0.5 V			-1.2			-1.2	***	
los§	Any A	$V_{CC} = 5.5 \text{ V},$	Vo = 0	-60		- 150	-60		- 150	mA	
108	Any B	VCC = 3.5 V,		- 100		- 225	- 100		- 225	1110	
Іссн_		$V_{CC} = 5.5 \text{ V},$	See Note 1		36	57		36	57		
ICCL_		$V_{CC} = 5.5 V,$	See Note 1		57	90		57	90	mA	
Iccz		V <sub>CC</sub> = 5.5 V			10	15		10	15		
Cin	G and DiR				7			7			
CIO	A to B	$V_{CC} = 5 V$ ,	$V_{\parallel} = 2.5 \text{ V or } 0.5 \text{ V}$		9			9		pF	
CIO	B to A				12	-		12			


### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C R R	CC = 5 L = 50 1 = 50 2 = 50 A = 25	pF, Ο Ω, Ο Ω,		C <sub>L</sub> = 50 R1 = 50 R2 = 50	0 Ω,	5 V,	UNIT
		i				CNE			DOTOAL	
		1	'BCT245 SN54BCT245			5N/4	SN74BCT245			
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	A or B	B or A	1	4.4	6	1	7.2	1	7	
tPHL	AOIB	BOLA	1.5	4.8	6.6	1.5	7.6	1.5	7	ns
tPZH	G	A or B	1.5	8	9.4	1.5	11.2	1.5	10.9	ns
tPZL	G	AOIB	1.5	8	10.2	1.5	11.8	1.5	11.6	118
tPHZ	G	A or B	1.5	5.8	8.3	1.5	9.7	1.5	9.3	
tPLZ	<u> </u>	AOIB	1.5	5.1	7.8	1.5	9.6	1.5	9.1	ns

 $<sup>^{\</sup>dagger}All$  typical values are at VCC = 5 V, TA = 25 °C.  $^{\ddagger}For$  I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup>Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed 10 ms.

NOTE 1: ICCH and ICCL are measured in the A to B mode.



SWITCH FOSITION TABLE					
TEST	S1				
tPLH	Open				
tPHL	Open				
<sup>t</sup> PZH	Open				


Closed Open

Closed


tPZL

<sup>t</sup>PHZ

tpi z



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal condition such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by the generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
  - D. The outputs are measured one at a time with one input transition per measurement.

#### FIGURE 1. SWITCHING CHARACTERISTICS

# SN54BCT373, SN74BCT373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

**D3145, SEPTEMBER 1988** 

- 8-Latches in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- State of the Art BiCMOS Design Significantly Reduces Icc
- Comparable Speed and Improved Power Performance Relative to 54F/74F373
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- ESD Protection Exceeds 2000 V per MIL-STD-883C Method 3015
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

### description

These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 'BCT373 are transparent D-type latches. While the enable (C) is high, the Q outputs will follow the data (D) inputs. When the enable is taken low, the Q outputs will be latched at the levels that were set up at the D inputs.

A buffered output-control  $\overline{(OC)}$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.


The output control  $\overline{(OC)}$  does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The SN54BCT373 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74BCT373 is characterized for operation from 0°C to 70°C.

#### SN54BCT373...J PACKAGE SN74BCT373...DW OR N PACKAGE (TOP VIEW)

<u>oc</u> ∏1	$\bigcup 20$	□vcc
10 🗆 2	19	_ 80
1D 🛮 3	18	☐ 8D
2D 🗌 4	17	_ 7D
20. 🛚 5	16	70
30 □6	15	<u> </u> 6Ω
3D 🔲 7	14	□ 6D
4D 🛮 8	13	5D
40 🛮 9	12	<u></u> 5Ω
GND ∏10	11	Πс

# SN54BCT373 . . . FK PACKAGE (TOP VIEW)



# FUNCTION TABLE (each latch)

	INPUTS	OUTPUT	
OC	ENABLE C	D	a
L	Н	Н	Н
L	Н	L	L
L	L	Х	· QO
Н	X	X	z


# logic symbol<sup>†</sup>

OC (1)	EN	] .
1D_(3)		<u>(2)</u> 10
2D (4)	ID D V	(5) 20
3D (7) 4D (8)		(6) (9) 4Q
5D (13) 6D (14)	:	(12) 5Q (15) 6Q
7D (17)		(16) 7Q
8D (18)	<u></u>	80

†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12

Pin numbers shown are for DW, J, and N packages.

# logic diagram (positive logic)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, VCC	0.5 V to 7 V
Input voltage	0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	. −0.5 V to 7 V
Voltage applied to any output in the high state	-0.5 V to VCC
Operating free-air temperature range: SN54BCT373	-55°C to 125°C
SN74BCT373	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>\$</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# SN54BCT373, SN74BCT373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

# recommended operating conditions

		SN	SN54BCT373			SN74BCT373			
		MIN	NOM	MAX	MIN	МОИ	MAX	UNIT	
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧	
ViH	High-level input voltage	2			2			٧	
VIL	Low-level input voltage			0.8			0.8	V	
ΊK	Input clamp current			-18			-18	mA	
ЮН	High-level output current			-12			-15	mA	
loL	Low-level output current			48			64	mA	
TA	Operating free-air temperature	-55		125	0		70	°C	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		SN54BCT373			SN	шит			
PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
ViK	$V_{CC} = 4.5 V$ ,	l <sub>I</sub> = -18 mA				-1.2			-1.2	٧
			I <sub>OH</sub> = -3 mA	2.4	3.3		2.4	3.3		
∨ <sub>ОН</sub> ‡	V <sub>CC</sub> = 4.5 V		$I_{OH} = -12 \text{ mA}$	2	3.2					V
			$I_{OH} = -15 \text{ mA}$				2	3.1		
Vol	V <sub>CC</sub> = 4.5 V		I <sub>OL</sub> = 48 mA		0.38	0.55				>
VOL	VCC = 4:5 V	IOL = 64 mA	1				0.42	0.55	'	
<sup>I</sup> OZH	$V_{CC} = 5.5 V_{i}$	$V_0 = 2.7 \text{ V}$				50			50	μΑ
lozL	$V_{CC} = 5.5 V$ ,	$V_{O} = 0.5 V$				-50			-50	μA
lj .	$V_{CC} = 5.5 V$ ,	$V_1 = 5.5 \text{ V}$								mA
ĴІН	$V_{CC} = 5.5 V$ ,	$V_{  } = 2.7 \text{ V}$				20			20	μA
ΙĮL	$V_{CC} = 5.5 V,$	$V_I = 0.5 V$				-0.6			-0.6	mA
los§	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 0		-100		-225	-100		-225	mA
<sup>1</sup> CCL	V <sub>C</sub> C = 5.5 V				37			37		mA
1ссн	V <sub>C</sub> C = 5.5 V				2	-		2		mA
lccz	V <sub>CC</sub> = 5.5 V				3.5			3.5		mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

### timing requirements

		1	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C 'BCT373 Si		$V = 4.5 \text{ V to } 5.5 \text{ V},$ $T_A = \text{MIN to MAX}^{\dagger}$			UNIT
		'BC			SN54BCT373		SN74BCT373	
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>su</sub>	Setup time, Data before enable C							ns
th	Hold time, Data before enable C							ns
t <sub>w</sub>	Pulse duration, Enable C high							ns

<sup>†</sup> For conditions as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.



<sup>§</sup> Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

**BiCMOS Circuits** 

# SN54BCT373, SN74BCT373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

# switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	то (ОИТРИТ)	C <sub>L</sub> R1 R2 T <sub>A</sub>	= 50 p = 500 = 500 = 500 = 25°C	ο <b>F,</b> Ω, Ω,	C <sub>L</sub> R1 R2 T <sub>A</sub>	C = 4.5 = 50 pl = 500 $\Omega$ = 500 $\Omega$ MIN to 1	=, D, D, MAX <sup>†</sup>	V,	UNIT
		MI	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	D.	Any Q		4.8						ns
t <sub>PHL</sub>	D	Any Q		6.2						ns
t <sub>PLH</sub>	С	Any Q		5						ns
t <sub>PHL</sub>	С	Any Q		5.2						ns
tPZH	ÖC	Any Q		6.5						ns
tPZL.	<u>oc</u>	Any Q		7.7						ns
†PHZ	<u>oc</u>	Ány Q		4.6						ns
tPLZ	ÖC .	Any Q		3.7						ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.



# SN54BCT373, SN74BCT373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS


### PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE

TEST	S1
tPLH	Open
tPHL .	Open
<sup>t</sup> PZH	Open
tPZL	Closed
tPHZ	Open
<sup>†</sup> PLZ	Closed


LOAD CIRCUIT




#### VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



# VOLTAGE WAVEFORMS PULSE DURATIONS



ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Input pulses are supplied by generators having the following characteristics: PRR  $\geq$  10 MHz,  $Z_0 = 50 \,\Omega$ ,  $t_f = 2.5 \,\text{ns}$ ,  $t_f = 2.5 \,\text{ns}$ .
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. SWITCHING CHARACTERISTICS



# SN54BCT374, SN74BCT374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

**D3130, SEPTEMBER 1988** 

- 8 D-Type Flip-Flops in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- State of the Art BiCMOS Design Significantly Reduces ICC
- Comparable Speed and Improved Power Performance Relative to 54F/74F374
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- ESD Protection Exceeds 2000 V per MIL-STD-883C Method 3015
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

### description

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight flip-flops of the 'BCT374 are edgetriggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic levels that were set up at the D inputs.

A buffered output-control  $\overline{(OC)}$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.

The output control  $\overline{(OC)}$  does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54BCT374 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74BCT374 is characterized for operation from 0°C to 70°C.

SN54BCT374...J PACKAGE SN74BCT374...DW OR N PACKAGE (TOP VIEW)



# FUNCTION TABLE (each flip-flop)

	INPUTS		ОИТРИТ
<u>oc</u>	CLK	D	a
L	1	Н	Н
L	<b>†</b>	L	L
L	L	Х	QO
L	Н	X	QO
L	<b>↓</b>	X	Q <sub>O</sub> Q <sub>O</sub>
Н	Х	Х	z


# logic symbol<sup>†</sup>

#### OC (1) (<u>2)</u> 10 (3) 1 D 1D D (5) 20 (4) 2D (6) 30 (7)(9)\_ 40 (8) (1<u>2)</u> 50 (13)(1<u>5)</u> 60 (14)60 (1<u>6)</u> 70 (17)(<u>19)</u> 80 (18)8D

<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, J, or N packages.

# logic diagram (positive logic)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, VCC	-0.5 V to 7 V
Input voltage	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 7 V
Voltage applied to any output in the high state	-0.5 V to VCC
Operating free-air temperature range: SN54BCT374	
SN74BCT374	. 0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



# SN54BCT374, SN74BCT374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

# recommended operating conditions

		 SN54BCT374 SN74BCT374				374	UNIT	
		MIN	МОМ	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage	 4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	 2			2			V
VIL	Low-level input voltage			0.8			0.8	٧
ΊΚ	Input clamp current			-18			-18	mA
ЮН	High-level output current			-12			-15	mA
loL	Low-level output current		-	48			64	mA
TA	Operating free-air temperature	-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST COMPUTIONS			SI	SN54BCT374			SN74BCT374			
PARAMETER	TEST CONDITIONS				TYP	MAX	MIN	TYP	MAX	UNIT	
VIK	$V_{CC} = 4.5 V$ ,	I <sub>I</sub> = -18 mA	-			-1.2	1		-1.2	٧	
		•	$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3			
Voн	$V_{CC} = 4.5 V$		I <sub>OH</sub> = -12 mA	2	3.2					V	
			$I_{OH} = -15 \text{ mA}$				2	3.1			
1/	V <sub>CC</sub> = 4.5 V		I <sub>OL</sub> = 48 mA		0.38	0.55				V	
VOL			I <sub>OL</sub> = 64 mA					0.42	0.55	,	
lozh	$V_{CC} = 5.5 V$ ,	V <sub>O</sub> = 2.7 V				50	1		50	μA	
<sup>I</sup> OZL	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V				-50			-50	μА	
11	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 5.5 V								mA	
¹ін	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V				20			20	μΑ	
111	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 0.5 V				-0.6			-0.6	mA	
los‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0		-100		-225	-100		-225	mA	
ICCL	V <sub>CC</sub> = 5.5 V							37		mA	
ССН	V <sub>CC</sub> = 5.5 V							2		mA	
lccz	$V_{CC} = 5.5 \text{ V}$		·	1				3.5		mA	

 $<sup>^{\</sup>dagger}$  All typical values are at  $V_{CC} = 5$  V,  $T_{A} = 25^{\circ}$ C.

### timing requirements

		V <sub>CC</sub> =	V <sub>C</sub>	UNIT				
		'ВСТ	'BCT374		3CT374	SN74BCT374		ONL
		MIN	MAX	MIN	MAX	MIN	MAX	1
fclock	Clock frequency							MHz
t <sub>su</sub>	Setup time, Data before CLK↑							ns
th	Hold time, Data before CLK↑							ns
t <sub>w</sub>	Pulse duration, CLK high							ns

<sup>†</sup> For conditions as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.



<sup>‡</sup> Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

**BiCMOS Circuits** 


# SN54BCT374, SN74BCT374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

# switching characteristics

PARAMETER	FROM (INPUT)	то (оитрит)	$V_{CC} = 5 \text{ V},$ $C_L = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = 25^{\circ}\text{C}$	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V,}$ $C_{L} = 50 \text{ pF,}$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_{A} \text{ MIN to MAX}^{\dagger}$ $SN54BCT374  SN74BCT374$	UNIT
			MIN TYP MAX	MIN MAX MIN MAX	
fmax	11		125		MHz
tPLH	CLK	Q	6.5		ns
tPHL	CLK	Q	6.2		ns
t <sub>PZH</sub>	<u>oc</u>	Q	6.9		ns
t <sub>PZL</sub>	<u>oc</u>	Q	8		ns
tPHZ .	ŌC	Q	6.7		ns
tPLZ	<u>oc</u>	Q	4.3		ns

<sup>†</sup> For conditions as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.







#### SWITCH POSITION TABLE

TEST	S1
tPLH	Open
<sup>t</sup> PHL	Open
<sup>t</sup> PZH	Open
tPZL	Closed
tPHZ	Open
<sup>t</sup> PLZ	Closed


LOAD CIRCUIT




# SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



# VOLTAGE WAVEFORMS PULSE DURATIONS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

FIGURE 1. SWITCHING CHARACTERISTICS



# SN54BCT540, SN74BCT540 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

D3125, JULY 1988

- State of the Art BiCMOS Design Significantly Reduces Iccz
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce D-C Loading
- Data Flow-Through Pinout (All Inputs on Opposite Side from Outputs)
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

### description

These octal buffers and line drivers are designed to have the performance of the popular SN54BCT240/SN74BCT240 series and, at the same time, offer a pinout with inputs and outputs on opposite sides of the package. This arrangement greatly enhances printed circuit board layout.

The three-state control gate is a 2-input NOR gate so that if either  $\overline{G}1$  or  $\overline{G}2$  is high, all eight outputs are in the high-impedance state.


The SN54BCT540 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74BCT540 is characterized for operation from 0°C to 70°C.

#### **FUNCTION TABLE**


IN	PUTS	OUTPUT	
G1	G2	Α	Y
L	L	L	Н
L	L	Н	, L
н	X	Х	Z
Ιx	Н	Х	z

Z = High Impedance

SN54BCT540 . . . J PACKAGE SN74BCT540 . . . DW OR N PACKAGE (TOP VIEW)




SN54BCT540 . . . FK PACKAGE (TOP VIEW)




# SN54BCT540, SN74BCT540 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

# logic symbol†



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, VCC	-0.5 V to 7 V
Input voltage	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	−0.5 V tó 5.5 V
Voltage applied to any output in the high state	-0.5 V to VCC
Current into any output in the low state: SN54BCT540	96 mA
SN74BCT540	128 mA
Operating free-air temperature range: SN54BCT540	-55°C to 125°C
SN74BCT540	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>‡</sup>Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

		SN	54BCT	540	SN	74BCT	640	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
1 <sub>IK</sub>	Input clamp current			- 18			- 18	mA
Іон	High-level output current			-12			- 15	mA
loL	Low-level output current			48			64	mA
TA	Operating free-air temperature	- 55		125	0		70	°C



# SN54BCT540, SN74BCT540 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

242445752	TEST CONDITIONS†			54BCT	540	SN74BCT540			UNIT
PARAMETER				TYP <sup>‡</sup>	MAX	MIN	TYP‡	MAX	UNIT
VIK	$V_{CC} = 4.5 \text{ V}, I_{I} = -18 \text{ mA}$				-1.2			-1.2	V
		IOH = -3  mA	2.4	3.3		2.4	3.3		
Voн	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -12 mA	2	3.2					V
		I <sub>OH</sub> = -15 mA				2	3.1		
Vo	Vcc = 4.5 V	IOL = 48 mA		0.38	0.55				l v
VOL	VCC = 4.5 V	IOL = 64 mA					0.42	0.55	<b>V</b>
lozh	$V_{CC} = 5.5 \text{ V}, V_{O} = 2.7 \text{ V}$			-	50			50	μΑ
lozL	$V_{CC} = 5.5 \text{ V}, V_{O} = 0.5 \text{ V}$				- 50			- 50	μΑ
lį	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 5.5 V				0.1			0.1	mA
lн	$V_{CC} = 5.5 \text{ V}, V_{I} = 2.7 \text{ V}$				20			20	μΑ
l <sub>IL</sub>	$V_{CC} = 5.5 \text{ V}, V_{I} = 0.5 \text{ V}$				-0.6			-0.6	mA
los§	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0		- 100		-225	- 100		- 225	mA
ICCL	V <sub>CC</sub> = 5.5 V			45	71		45	71	mA
Іссн .	V <sub>CC</sub> = 5.5 V			20	30		20	30	mA
Iccz	V <sub>CC</sub> = 5.5 V			3	6		3	6	mA
Ci	V <sub>CC</sub> = 5 V, V <sub>I</sub> = 2.5 V or	0.5 V		5			5		-E
Co	V <sub>CC</sub> = 5 V, V <sub>I</sub> = 2.5 V or	0.5 V		10			10		pF

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.


### switching characteristics

PARAMETER	FROM (INPUT)	ТО (ОИТРИТ)	C <sub>L</sub> R1 R2	= 50 = 500 = 500 = 500	pF, ) Ω, ) Ω,		V <sub>CC</sub> =4.5 C <sub>L</sub> = R1 = R2 = T <sub>A</sub> = MIN	50 pF, 500 Ω, 500 Ω,		UNIT
			'BCT540			SN54BCT540		SN74BCT540		
	-		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>†</sup> PLH	Α	Y	2.5	4.1	5.8	1.9	7.2	2	6.9	ns
tPHL	Α	Y	0.6	1.9	3.5	0.3	4.5	0.3	4	ns
t <sub>PZH</sub>	G	Y	4.8	6.8	8.9	4.1	10.4	4.1	10.1	ns
tPZL	G	Y	- 6	8	10	5.3	11.8	5.3	11.3	ns
tPHZ .	G	Y	3.5	5.7	7.8	2.7	9.4	2.7	9	ns
tpLZ	Ğ	Υ.	3.8	5.5	7.4	3.5	8.9	3.5	8.5	ns

<sup>†</sup>For conditions specified as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.


<sup>&</sup>lt;sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

SNot more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.




SWITCH POS	IIION IABLE

TEST	S1
tPLH	Open
<sup>t</sup> PHL	Open
<sup>t</sup> PZH	Open
tPZL	Closed
tPHZ	Open
†PLZ	Closed



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE STATE OUTPUTS

NOTES: A. CL includes probe and jig capacitance,

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control Waveform 2 is for an output with internal condition such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by the generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \, \Omega$ ,  $t_f \leq 2.5 \, \text{ns}$ ,  $t_f \leq 2.5 \, \text{ns}$ .

FIGURE 1. SWITCHING CHARACTERISTICS

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce D-C Loading
- Data Flow-Through Pinout (All Inputs on Opposite Side from Outputs)
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

### description -

These octal buffers and line drivers are designed to have the performance of the popular SN54BCT240/SN74BCT240 series and, at the same time, offer a pinout with inputs and outputs on opposite sides of the package. This arrangement greatly enhances printed circuit board layout.

The three-state control gate is a 2-input NOR gate so that if either  $\overline{G}1$  or  $\overline{G}2$  is high, all eight outputs are in the high-impedance state.

The SN54BCT541 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74BCT541 is characterized for operation from 0°C to 70°C.

### **FUNCTION TABLE**


11	NPUT	OUTPUT	
G1	G2	Α	Y
L	L	L	L
L	L	Н	н
Н	, X	Х	z
×	Н	Х	Z

Z = High Impedance

SN54BCT541 . . . J PACKAGE SN74BCT541 . . . DW OR N PACKAGE (TOP VIEW)

<u>G</u> 1 [	1	<b>U</b> 20	□vcc
A1 🗌	2	19	<u>G</u> 2
A2[	3	18	□ Y1
A3[	4	17	] Y2
A4 🗌	5	16	] Y3
A5 🗌	6	15	] Y4
A6 🗆	7	14	☐ Y5
A7 🗌	8	13	☐ Y6
A8 🗌	9	12	] Y7
GND [	10	11	☐ Y8

# SN54BCT541 . . . FK PACKAGE (TOP VIEW)




# SN54BCT541, SN74BCT541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

# logic symbol†

#### <u>G</u>1<u>(1)</u> G2 (19) (<u>18)</u> Y1 (<u>17)</u> Y2 (3) (1<u>6)</u> Y3 (4) (15<u>)</u> Y4 (5) (1<u>4)</u> y5 (6) (7) (13)(1<u>2)</u> v7 (8) (1<u>1)</u> y8 (9)

### logic diagram (positive logic)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, VCC
Input voltage
Voltage applied to any output in the disabled or power-off state0.5 V to 5.5 V
Voltage applied to any output in the high state
Current into any output in the low state: SN54BCT541
SN74BCT541
Operating free-air temperature range: SN54BCT54155°C to 125°C
SN74BCT541 0°C to 70°C
Storage temperature range – 65 °C to 150 °C

<sup>‡</sup>Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

		SN	SN54BCT541		SN	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
ViH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	٧
ΙK	Input clamp current			-18			- 18	mA
ГОН	High-level output current			- 12			- 15	mA
lOL	Low-level output current			48			64	mA
TA	Operating free-air temperature	- 55		125	0		70	°C



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS†		SN	154BCT	541	SN74BCT541			UNIT
PARAMETER	TEST CONDITION	TEST CONDITIONS		TYP‡	MAX	MIN	TYP‡	MAX	ONII
VIK	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA				-1.2			- 1.2	V
		$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		
∨ <sub>OH</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -12 mA	2	3.2					V
		I <sub>OH</sub> = -15 mA				2	3.1		
Voi	V <sub>CC</sub> = 4.5 V	IOL = 48 mA		0.38	0.55				V
VOL	VCC = 4:5 V	I <sub>OL</sub> = 64 mA					0.42	0.55	
lozh	$V_{CC} = 5.5 \text{ V}, V_{O} = 2.7 \text{ V}$				50			50	μΑ
IOZL	$V_{CC} = 5.5 \text{ V}, V_{O} = 0.5 \text{ V}$				- 50			- 50	μΑ
-	$V_{CC} = 5.5 \text{ V}, V_{I} = 5.5 \text{ V}$				0.1			0.1	mA
lін	$V_{CC} = 5.5 \text{ V}, V_{I} = 2.7 \text{ V}$				20			20	μΑ
hL.	$V_{CC} = 5.5 \text{ V}, V_{i} = 0.5 \text{ V}$				-0.6			-0.6	mA
los§	$V_{CC} = 5.5 \text{ V}, V_{O} = 0$		- 100		-225	- 100		-225	mA
lccr	V <sub>CC</sub> = 5.5 V			47	72		47	72	mA
Іссн	V <sub>CC</sub> = 5.5 V			27	40		27	40	mA
Iccz	V <sub>CC</sub> = 5.5 V			5	7		5	7	mA
ci	V <sub>CC</sub> = 5 V, V <sub>I</sub> = 2.5 V or 0.5 V			5			5		pF
Co	$V_{CC} = 5 \text{ V},  V_{I} = 2.5 \text{ V or } 0$	0.5 V		10			10		1


# switching characteristics

PARAMETER	FROM (INPUT)	ТО (ОИТРИТ)	C <sub>L</sub>	CC = 5 = 50 = 500	pF, ) Ω,		V <sub>CC</sub> = 4.5 C <sub>L</sub> = R1 = R2 =	50 pF, 500 Ω,	·,	UNIT
	(INPOT)	(001701)		ECT54		SN54	TA - MIN BCT541 MAX		BCT541 MAX	
tPLH	A	Y	2.1	3.7	5.3	1.7	6.3	1.7	6	ns
tPHL	A	Y	3.7	5.5	7.5	3.2	8.7	3.4	8.2	ns
<sup>t</sup> PZH	Ğ	Y	5.3	7.2	9.3	4.4	11	4.6	10.7	ns
†PZL	Ğ	Y	6	8	10.4	5.4	12.4	5.4	11.5	ns
tPHZ	G	Y	3.5	5.6	7.6	3	9.1	3	8.6	ns
<sup>t</sup> PLZ	G	Y	3.4	5.2	7.2	3	9:4	3	8.6	ns

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.


<sup>&</sup>lt;sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.




SWITCH PUS	ITION TABLE
TEST	S1

TEST	S1
tPLH	Open
tPHL	Open
tPZH .	Open
tPZL .	Closed
tPHZ	Open
tPLZ	Closed



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control Waveform 2 is for an output with internal condition such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by the generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

FIGURE 1. SWITCHING CHARACTERISTICS

# State of the Art BiCMOS Design Reduces

- Functionally Equivalent to 54F620 and 74F620
- ESD Protection Exceeds 2000 V per MIL-STD-833C Method 3015
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

### description

These octal bus transceivers are designed for asynchronous two-way communications between data buses. The control function implementation allows for maximum flexibility in timing.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the enable inputs (GBA and GAB).


The enable inputs can be used to disable the device so that the buses are effectively isolated. The dual-enable configuration gives the octal bus transceivers the capability to store data by simultaneous activation of GBA and GAB. Each output reinforces its input in this transceiver configuration. When both enable inputs are activated and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states.

The SN54BCT620 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74BCT620 is characterized for operation from 0°C to 70°C.

### SN54BCT620 . . . J PACKAGE SN74BCT620 . . . DW OR N PACKAGE (TOP VIEW)

GAB [	ī	U 20		Vcc
A1 [	2	19	D	ĞBA
A2 🗌	3	18		В1
A3 🗌	4	17		B2
A4 🗌	5	16		вз
A5 🗌	6	15		B4
A6 🗌	7	14		В5
A7 🗌	8	13		В6
A8 🗌	9	12		В7
GND 🗌	10	11		В8

# SN54BCT620 . . . FK PACKAGE (TOP VIEW)




#### **FUNCTION TABLE**

ENABLE	INPUTS	OPERATION
ĞВА	GAB	BCT620
٦	L	B data to A bus
Н	Н	Ā data to B bus
Н	Ļ	Isolation
L	Н	B data to A bus
L	Н	A data to B bus

# logic symbol†

# 

# logic diagram (positive logic)



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, VCC	$-0.5\ V$ to $7\ V$
Input voltage (I/O ports)	0.5 V to 5.5 V
Input voltage (excluding I/O ports)	$-0.5\ V$ to $7\ V$
Voltage applied to any output in the disabled or power-off state	0.5 V to 5.5 V
Voltage applied to any output in the high state	0.5 V to VCC
Operating free-air temperature range: SN54BCT620	-55°C to 125°C
SN74BCT620	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>‡</sup>Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# recommended operating conditions

			SI	SN54BCT620		SN74BCT620			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
Ίκ	Input clamp current				- 18			- 18	mA
	High level evenue avenue	Any A			-3			-3	mA
'он	High-level output current	Any B	1		-12			- 15	mA
1	Law law law and a summer	Any A			20			24	mA
IOL L	Low-level output current	Any B			48			64	mA
TA	Operating free-air temperature		- 55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER TEST CONDITIONS		TEGT CONDITIONS		SN	154BCT	320	SN74BCT620			UNIT
		MIN	TYP <sup>†</sup>	MAX	MIN	TYP	MAX	UNIT		
VIK		$V_{CC} = 4.5 V,$	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
	Any A	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -1 mA	2.5	3.4		2.5	3.4		٧
	Ally A	VCC = 4.5 V	I <sub>OH</sub> = -3 mA	2.4	3.3		2.4	3.3		٧
Voн			$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		٧
	Any B	$V_{CC} = 4.5 V$	I <sub>OH</sub> = -12 mA	2	3.2					V
_		L.,	I <sub>OH</sub> = -15 mA				2	3.1		V
	Any A	A V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 20 mA		0.3	0.5				٧
VOL	Any A		I <sub>OL</sub> = 24 mA					0.35	0.5	V
VOL	Any B	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.38	0.55				V
			I <sub>OL</sub> = 64 mA					0.42	0.55	V
ц	A and B	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 5.5 V			1.0			1.0	mA
L'	GAB or GBA	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 5.5 V			0.1			0.1	mA
l <sub>H</sub> ‡	A and B	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 2.7 V			70			70	μА
I 'IH	GAB or GBA	$V_{CC} = 5.5 V,$	$V_I = 2.7 V$	1		20			20	μΑ
ηL‡	A and B	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 0.5 V			-0.65			-0.65	mA
I IIL	GAB or GBA	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 0.5 V			-0.60			-0.60	mA
los§	Any A	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 0	-60		- 150	- 60		- 150	mA
Lios 3	Any B	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 0	- 100		-225	- 100		- 225	mA
Іссн		$V_{CC} = 5.5 V,$	See Note 1		23	37		23	37	mA
ICCL		$V_{CC} = 5.5 V,$	See Note 1		53	84		53	84	mA
Iccz		V <sub>CC</sub> = 5.5 V			4	10		4	10	mA

 $<sup>^{\</sup>dagger}$  All typical values are at VCC  $\,=\,5$  V, TA  $\,=\,25\,^{o}$ C.

 $<sup>^{\</sup>ddagger}\text{For I/O}$  ports, the parameters IIH and IIL include the off-state output current.


Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 1: ICCH and ICCL are measured in the A to B mode.

# switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V$ , $C_{L} = 50 \text{ pF}$ , $R1 = 500 \Omega$ , $R2 = 500 \Omega$ , $T_{A} = 25 ^{\circ}C$			V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 p R1 = 500 R2 = 500 T <sub>A</sub> = MIN	F, Ω, Ω, to MAX <sup>†</sup>		UNIT	
			'BCT620		SN54BCT620			SN74BCT620		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	A .	В	1	3.4	4.8	1	6.2	1	5.4	ns
tPHL			0.3	1.9	3.3	0.3	3.7	0.3	3.5	
tPLH	В	A	1.2	4.1	5.7	1.2	7.5	1.2	6.7	ns
tPHL.		) ^	0.3	2	3.5	0.3	3.8	0.3	3.7	113
tpzH	GBA		1.7	7.2	0	1.7	11.2	1.7	10.4	
tPZL	GBA	Α	2.7	7.6	9.4	2.7	11.4	2.7	10.8	ns
tPHZ	GBA		1.2	5.3	7.2	1.2	8.7	1.2	8	
tPLZ	GBA	A	1	4.4	5.9	1	8	1	6.6	ns
<sup>t</sup> PZH	GAB		2.5	5.3	6.7	2.5	7.6	2.5	7.3	
tPZL		В	3.2	6.1	7.6	3.2	8.7	3.2	8.4	ns
tPHZ	GAB		1.7	5.2	6.8	1.7	8.4	1.7	7.8	
tPLZ		В	1	3.7	5.7	- 1	6.8	1	6.3	ns


<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.




#### SWITCH POSITION TABLE


TEST	S1
<sup>t</sup> PLH	Open
tPHL	Open
<sup>t</sup> PZH	Open
tPZL	Closed
tPHZ	Open
tPLZ	Closed

LOAD CIRCUIT






**VOLTAGE WAVEFORMS** PROPAGATION DELAY TIMES



#### **VOLTAGE WAVEFORMS PULSE DURATIONS**



**VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES. THREE-STATE OUTPUTS** 

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns,  $t_f \leq 2.5 \text{ ns.}$

FIGURE 1. SWITCHING CHARACTERISTICS



- State-of-the-Art BiCMOS Design Reduces
   ICCZ by Approximately 90%
- Functionally Equivalent to SN54F623 and SN74F623
- ESD Protection Exceeds 2000 V per MIL-STD-833C Method 3015
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

#### description

These octal bus transceivers are designed for asynchronous two-way communications between data buses. The control function implementation allows for maximum flexibility in timing.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the enable inputs (GBA and GAB).

The enable inputs can be used to disable the device so that the buses are effectively isolated. The dual-enable configuration gives the octal bus transceivers the capability to store data by simultaneous activation of GBA and GAB. Each output reinforces its input in this transceiver configuration. When both enable inputs are activated and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states.

The SN54BCT623 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74BCT623 is characterized for operation from 0°C to 70°C.


### **FUNCTION TABLE**

ENABLE	INPUTS	OPERATION			
GBA	GAB	OPERATION			
L	L	B data to A bus			
Н	Н	A data to B bus			
Н	L	Isolation			
L	Н	B data to A bus			
L	Н	A data to B bus			

### SN54BCT623 . . . J PACKAGE SN74BCT623 . . . DW OR N PACKAGE (TOP VIEW)

GAB [	ſΤ	∪20 VCC
A1 [	2	19∐ <u>G</u> BA
A2 🗌	3	18 🗍 B1
A3 🗌	4	17 B2
A4 🗌	5	16 B3
A5 🗌	6	15 🔲 B4
A6 🗌	7	14 🗍 B5
A7 🗌	8	13 🗖 B6
A8 🗌	9	12 B7
GND 🗌	10	11 B8


# SN54BCT623 . . . FK PACKAGE



### logic symbol†

## GBA (19) EN1 GAB (1) EN2 (18)(17) <u>(</u>16) (15) B4 (14)(13) (11)

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, VCC
Input voltage (I/O ports)
Input voltage (excluding I/O ports)
Voltage applied to any output in the disabled or power-off state
Voltage applied to any output in the high state
Operating free-air temperature range: SN54BCT62355°C to 125°C
SN74BCT623 0°C to 70°C
Storage temperature range65°C to 150°C

<sup>\$</sup>Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### recommended operating conditions

			SI	SN54BCT623		SN74BCT623			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	ONII
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
ΊΚ	Input clamp current				- 18			- 18	mA
	High total autom and	Any A			-3			-3	mA
ЮН	High-level output current	Any B			-12			- 15	mA
		Any A			20			24	mΑ
loL	Low-level output current	Any B			48			64	mA
TA	Operating free-air temperature		-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN	154BCT	23	SN74BCT623			UNIT
	PARAMETER	IESI C	ONDITIONS	MIN TYP <sup>†</sup> MAX		MIN TYP <sup>†</sup> MAX				
VIK		$V_{CC} = 4.5 V,$	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
	Any A	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -1 mA	2.5	3.4		2.5	3.4		>
ļ	Ally A	vCC = 4.5 v	I <sub>OH</sub> = -3 mA	2.4	3.3		2.4	3.3		>
Voн			$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		V
1	Any B	V <sub>CC</sub> = 4.5 V	$I_{OH} = -12 \text{ mA}$	2	3.2					V
			$I_{OH} = -15 \text{ mA}$				2	3.1		V
	Any A	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 20 mA		0.3	0.5				V
VOL	Ally A	VCC = 4.5 V	I <sub>OL</sub> = 24 mA					0.35	0.5	V
VOL	Any B	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.38	0.55				V
			I <sub>OL</sub> = 64 mA	ļ				0.42	0.55	V
1 <sub>1</sub>	A and B	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 5.5 V			1.0			1.0	mA
[ "	GAB or GBA	$V_{CC} = 5.5 V,$	$V_1 = 5.5 V$			0.1			0.1	mA .
lH‡	A and B	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 2.7 V			70			70	μΑ
I IIH	GAB or GBA	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 2.7 V			20			20	μΑ
I <sub>IL</sub> ‡	A and B	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0.5 V			-0.65			-0.65	mA
"L"	GAB or GBA	$V_{CC} = 5.5 V$	$V_{i} = 0.5 V$			-0.60			-0.60	mA
los§	Any A	$V_{CC} = 5.5 V,$	V <sub>0</sub> = 0	-60		- 150	-60		- 150	mA
1053	Any B	$V_{CC} = 5.5 V$ ,	V <sub>0</sub> = 0	- 100		- 225	- 100		- 225	mA
Іссн		$V_{CC} = 5.5 V,$	See Note 1		23			23		mA
ICCL		$V_{CC} = 5.5 V,$	See Note 1		53			53		mA
1ccz		V <sub>CC</sub> = 5.5 V			4		L	4		mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \text{ °C}$ .

For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.


NOTE 1: ICCH and ICCL are measured in the A-to-B mode.

PARAMETER	FROM (INPUT)	ТО (ОИТРИТ)	$V_{CC} = 5 V$ , $C_L = 50 \text{ pF}$ , $R1 = 500 \Omega$ , $R2 = 500 \Omega$ , $T_A = 25 ^{\circ}C$	$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, R1 = 500 Ω, R2 = 500 Ω, $T_A$ = MIN to MAX <sup>†</sup>	UNIT
		}	MIN TYP MAX	SN54BCT623 SN74BCT623 MIN MAX MIN MAX	1
tPLH			3.5		
tPHL	Α	.В	2		ns
tPLH	В		4		
<sup>†</sup> PHL	В	A	2		ns
tPZH	GBA	А	7		
<sup>t</sup> PZL	GBA		7.5		ns
tPHZ	GBA	А	5.5		ns
tPLZ	GBA		4.5		_,,,,
tPZH	GAB	В	5.5		ns
tpZL	GAB		6		113
tPHZ	GAB	В	5		ns
tPLZ	GAB		4		

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.




### PARAMETER MEASUREMENT INFORMATION




### SWITCH POSITION TABLE

TEST	S1
tPLH	Open
tPHL	Open
tPZH	Open
<sup>t</sup> PZL	Closed
t <sub>PHZ</sub>	Open
tPLZ	Closed



**VOLTAGE WAVEFORMS** PROPAGATION DELAY TIMES



**ENABLE AND DISABLE TIMES. THREE-STATE OUTPUTS** 

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r \leq 2.5 ns$ ,  $t_f \leq 2.5 \text{ ns.}$

FIGURE 1. SWITCHING CHARACTERISTICS

- **BiCMOS Process with TTL Inputs and** Outputs
- **BiCMOS Design Substantially Reduces** Standby Current
- **Outputs Have Undershoot Protection** Circuitry
- Power-Up High-Impedance State
- **Buffered Control Inputs to Reduce DC** Loading Effects
- Package Options Include Plastic "Small Outline" Packages, Plastic Chip Carriers, and Standard Plastic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

### description


These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input (G can be used to disable the device so the buses are effectively isolated.

The SN54BCT640 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN54BCT640 is characterized for operation from 0°C to 70°C.


### **FUNCTION TABLE**

	NTROL PUTS	OPERAITON
G	DIR	
L	٦	B data to A bus
L	н	Ā data to B bus
Н	Х	Isolation

SN54BCT640 . . . J PACKAGE SN74BCT640 . . . DW OR N PACKAGE (TOP VIEW)




SN54BCT640 . . . FK PACKAGE (TOP VIEW)



### logic symbol†

# 

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, VCC	0.5 V to 7 V
Input voltage (I/O ports)	-0.5 V to 5.5 V
Input voltage (excluding I/O ports)	. $-0.5 V$ to $7 V$
Voltage applied to any output in the disabled or power-off state	-0.5~V to $5.5~V$
Voltage applied to any output in the high state	0.5 V to VCC
Operating free-air temperature range: SN54BCT640	-55°C to 125°C
SN74BCT640	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

				SN54BCT640		SN74BCT640			UNIT	
			Mi	IN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		4	.5	5	5.5	4.5	5	5.5	V
ViH	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.8			0.8	V
Ι <sub>ΙΚ</sub>	Input clamp current					18			- 18	mA
1	High lavel evenue evenue	A0-A7				-3			-3	
юн	High-level output current	B0-B7				- 12			- 15	mA
	Law lavel autout autout	A0-A7				20			24	
IOL	Low-level output current	B0-B7			-	48			64	mA
TA	Operating free-air temperature	1	_ E	55		125	0		70	°C



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		AMETER TEST CONDITIONS		N2	154BCT	340	SN	UNIT		
	PARAMETER	1651	CONDITIONS	MIN	MIN TYP <sup>†</sup> MAX			MIN TYPT MAX		
VIK		$V_{CC} = 4.5 \text{ V}, \qquad I_{I} = -18 \text{ mA}$				-1.2			-1.2	V
	Any A	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -1 mA	2.5	3.4		2.5	3.4		٧
ł	Any A	VCC = 4.5 V	I <sub>OH</sub> = -3 mA	2.4	3.3		2.4	3.3		V
∨он			$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		>
	Any B	$V_{CC} = 4.5 V$	$I_{OH} = -12 \text{ mA}$	2	3.2					>
			I <sub>OH</sub> = -15 mA				2	3.1		>
	Any A	V <sub>CC</sub> = 4.5 V	$I_{OL} = 20 \text{ mA}$		0.3	0.5				>
VOL	Ally A	VCC = 4.5 V	$I_{OL} = 24 \text{ mA}$					0.35	0.5	>
1 VOL	Any B	V <sub>CC</sub> = 4.5 V	$I_{OL} = 48 \text{ mA}$		0.38	0.55				>
			IOL = 64 mA					0.42	0.55	>
l <sub>l</sub>	Control inputs	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 5.5 V			1.0			1.0	mA
"	A or B ports	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 5.5 V			0.1			0.1	mA
l <sub>iH</sub> ‡	Control inputs	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 2.7 V			70			70	μΑ
"H"	A or B ports	$V_{CC} = 5.5 V,$	$V_I = 2.7 V$			20			20	μΑ
111.	Control inputs	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 0.5 V			-0.65			-0.65	mA
"IL"	A or B ports	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 0.5 V			-0.60			-0.60	mA
los§	Any A	$V_{CC} = 5.5 V,$	V <sub>0</sub> = 0 ·	-60		- 150	-60		- 150	mA
ios,	Any B	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 0	- 100		- 225	- 100		-225	mA
Іссн		$V_{CC} = 5.5 V,$	See Note 1		23			23		mA
ICCL		$V_{CC} = 5.5 V,$	See Note 1		53			53		mA
Iccz		V <sub>CC</sub> = 5.5 V			4			4		mA

NOTE 1: ICCH and ICCL are measured in the A to B mode.

			_							
PARAMETER	FROM (INPUT)	ТО (ОИТРИТ)	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T <sub>A</sub> = 25°C			V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 p R1 = 500 R2 = 500 T <sub>A</sub> = MIN	Ω, Ω,		UNIT	
					SN54BCT640		SN74BCT640		1	
			MIN TYP	MAX	MIN	MAX	MIN	MAX	1	
t <sub>PLH</sub>	A or B	D on A	B or A	4.1						
tPHL	AOFB	BOLA	2.1						ns	
<sup>t</sup> PZH	ਰ	A or B	6.5							
<sup>t</sup> PZL	,	A OI B	7.5						ns	
t <sub>PHZ</sub>	ច	A or B	5.7						ns	
<sup>t</sup> PLZ		7 01 5	5.4						115	


For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



 $<sup>^{\</sup>dagger}$  All typical values are at VCC = 5 V, T\_A = 25 °C.  $^{\ddagger}$  For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.


#### PARAMETER MEASUREMENT INFORMATION




#### SWITCH POSITION TABLE

TEST	S1
tPLH	Open
<sup>t</sup> PHL	Open
<sup>t</sup> PZH	Open
<sup>t</sup> PZL	Closed
tPHZ	Open
tPLZ	Closed

LOAD CIRCUIT





VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. Ct includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
  Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

FIGURE 1. SWITCHING CHARACTERISTICS

### SN54BCT2240, SN74BCT2240 OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS

D3057, SEPTEMBER 1988

- BiCMOS Design Substantially Reduces Standby Current
- Output Ports have 25-Ω Series Resistors so No External Resistors are Required
- ESD Protection Exceeds 2000 V
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

### description


These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'BCT2241 and 'BCT2244, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical  $\overline{G}$  (active-low output control) inputs, and complementary G and  $\overline{G}$  inputs. These devices feature high fan-out and improved fan-in.

The SN54BCT2240 is characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ . The SN74BCT2240 is characterized for operation from  $0\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$ .


### SN54BCT2240 . . . J PACKAGE SN74BCT2240 . . . DW OR N PACKAGE (TOP VIEW)

	_			_	
1G		1	$\bigcup_2$	ᅃ	Vcc
1A1	d	2	1:	9[	2G
2Y4		3	1:	8	1Y1
1A2	₫.	4	1	70	2A4
2Y3	D:	5	1	6	1Y2
1A3		ŝ	1	5[]	2A3
2Y2		7	1-	₄Ҕ	1Y3
1A4	d	В	13	3	2A2
2Y1	D:	9	1:	2∫	1Y4
GND	ď١	0	1	₁Ҕ	2A1

## SN54BCT2240 . . . FK PACKAGE (TOP VIEW)




### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, VCC	-0.5 V to 7 V
Input voltage	
Voltage applied to any output in the disabled or power-off state	
Voltage applied to any output in the high state	
Operating free-air temperature ranges: SN54BCT2240	
SN74BCT2240	
Storage temperature range	-65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

		SN	SN54BCT2240		SN74BCT2240			UNIT
l		MIN	NOM	MAX	MIN	NOM	MAX	ONL
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
JIK_	Input clamp current			- 18			- 18	mA
Гон	High-level output current		_	- 12			- 15	mA
loL	Low-level output current			48			64	mA
TA	Operating free-air temperature	-55		125_	0		70	°C



### SN54BCT2240, SN74BCT2240 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS


electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		SN	54BCT2	240	SN	UNIT		
PARAMETER			MIN	TYP	MAX	MIN	TYP <sup>†</sup>	MAX	UNII
VIK	$V_{CC} = 4.5 V$ ,	$I_{OH} = -18 \text{ mA}$			-1.2			-1.2	V
		I <sub>OH</sub> = -3 mA	2.4	3.3		2.4	3.3		
V <sub>OH</sub>	$V_{CC} = 4.5 V$	I <sub>OH</sub> = -12 mA	2	3.2					V
		$I_{OH} = -15 \text{ mA}$				2	3.1		
	45.4	I <sub>OL</sub> = -48 mA		0.38	0.55				>
VoL	$V_{CC} = 4.5 V$	IOL = 64 mA					0.42	0.55	V
l <sub>l</sub>	$V_{CC} = 5.5 V_{r}$	V <sub>I</sub> = 5.5 V			0.1			0.1	mA
Ιн	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 2.7 V			20			20	μΑ
IL	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 0.5 V			- 1			- 1	mA
lozh	$V_{CC} = 5.5 V$ ,	V <sub>O</sub> = 2.7 V			50			50	μΑ
lozL	$V_{CC} = 5.5 V$ ,	$V_0 = 0.5 V$			- 50			- 50	μΑ
los <sup>‡</sup>	$V_{CC} = 5.5 V$ ,	V <sub>O</sub> = 0	- 100		-225	- 100		-225	mA
Іссн				19			19		
ICCL	$V_{CC} = 5.5 V$ ,	Outputs open		46			46		mA
Iccz				6			6		


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 \ C <sub>L</sub> = 50 p R1 = 500 R2 = 500 T <sub>A</sub> = 25°	F, Ω, Ω,		V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pF R1 = 500 R2 = 500 T <sub>A</sub> = MIN	:, Ω Ω,	<i>i</i> ,	UNIT
	Ì		'BCT2240		SN54B	CT2240	SN74	3CT2240	}
	İ		MIN TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	Α		3.5						ns
tPHL	1 ^	<u>'</u>	3.3						
tPZH	G	Y	6.7						ns
tPZL	]		9						113
<sup>t</sup> PHZ	G		5.4						
tPLZ	]	<u> </u>	7.7						ns

 $<sup>^{\</sup>dagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.  $^{\ddagger}$ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.


### PARAMETER MEASUREMENT INFORMATION



SWITCH POSITION TABLE					
TEST	S1				
tPLH	Open				
tPHL	Open				
tPZH	Open				
tPZL	Closed				
tPHZ	Open				
tPLZ	Closed				



PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

  Waveform 2 is for an output with internal condition such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by the generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.

FIGURE 1. SWITCHING CHARACTERISTICS

### SN54BCT2241, SN74BCT2241 OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS

**D3057, SEPTEMBER 1988** 

- BiCMOS Design Substantially Reduces Standby Current
- Output Ports have 25-Ω Series Resistors so No External Resistors are Required
- ESD Protection Exceeds 2000 V
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

### description


These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'BCT2240 and 'BCT2244, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical  $\overline{\mathbf{G}}$  (active-low output control) inputs, and complementary  $\mathbf{G}$  and  $\overline{\mathbf{G}}$  inputs. These devices feature high fan-out and improved fan-in.

The SN54BCT2241 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74BCT2241 is characterized for operation from 0 °C to 70 °C.


SN54BCT2241 . . . J PACKAGE SN74BCT2241 . . . DW OR N PACKAGE (TOP VIEW)

. – –	_	1 122	⊢
1G 🗌	1	O 20	□∨cc
1A1 🗌	2	19	] 2G
2Y4 🗌	3	18	] 1Y1
1A2 🗌	4	17	] 2A4
2Y3 🗌	5	16	] 1Y2
1A3 🗌	6	15	] 2A3
2Y2 🗌	7	14	] 1Y3
1A4 🗌	8	13	2A2
2Y1 🗌	9	12	] 1Y4
GND 🗌	10	11	] 2A1

SN54BCT2241 . . . FK PACKAGE (TOP VIEW)




### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, VCC	0.5 V to 7 V
Input voltage	0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	0.5 V to VCC
Operating free-air temperature ranges: SN54BCT2241	-55°C to 125°C
SN74BCT2241	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

		SN	SN54BCT2241		SN	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	OMIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2		-	V
VIL	Low-level input voltage			0.8			0.8	٧
1K	Input clamp current			-18			- 18	mA
Іон	High-level output current			-12			- 15	mA
loL	Low-level output current			48			64	mA
TA	Operating free-air temperature	-55		125	0		70	°C



### SN54BCT2241, SN74BCT2241 OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS


### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN	54BCT2	241	SN	241	LINIT	
PARAMETER		TEST CONDITIONS	MIN	MIN	TYP	MAX	UNIT		
V <sub>IK</sub>	$V_{CC} = 4.5 V$ ,	I <sub>OH</sub> = -18 mA			-1.2			-1.2	V
		I <sub>OH</sub> = -3 mA	2.4	3.3		2.4	3.3		
Voн	$V_{CC} = 4.5 V$	I <sub>OH</sub> = -12 mA	2	3.2					V
		I <sub>OH</sub> = -15 mA				2	3.1		
Vo	V <sub>CC</sub> = 4.5 V	$I_{OL} = -48 \text{ mA}$		0.38	0.55				
VOL	ACC = 4.9 A	I <sub>OL</sub> = 64 mA					0.42	0.55	· ·
lj	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 5.5 V			0.1			0.1	mA
IIH	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 2.7 V			20			20	μΑ
IIL	$V_{CC} = 5.5 V$ ,	$V_{I} = 0.5 V$			- 1			- 1	mA
lozh	V <sub>CC</sub> = 5.5 V,	$V_0 = 2.7 V$			50			50	μΑ
IOZL	$V_{CC} = 5.5 V,$	$V_{O} = 0.5 \text{ V}$			- 50			- 50	μΑ
los‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-100		-225	-100		-225	mA
Іссн				19			19		
ICCL	$V_{CC} = 5.5 V$ ,	Outputs open		46			46		mA
Iccz				6		i	6		


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 50 R <sub>1</sub> = 50 R <sub>2</sub> = 50 T <sub>A</sub> = 2	) pF, )O Ω, )O Ω,		V <sub>CC</sub> = 4.8 C <sub>L</sub> = 50 pF R1 = 500 R2 = 500 T <sub>A</sub> = MIN	:, Ω, Ω,	<i>I</i> ,	UNIT
	1	i .	'BCT22	11	SN54	BCT2241	SN741	BCT2241	}
			MIN TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	A	v	3.3						
<sup>t</sup> PHL	7 ^	ď	1.8						ns
tPZH	- G or G	Y	6.4						
tPZL	7 3013		7.5						ns
<sup>t</sup> PHZ	G or G		6						
<sup>t</sup> PLZ	- Gord	or G Y							ns

 $<sup>^{\</sup>dagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.  $^{\ddagger}$ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

### PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE					
TEST	S1				
<sup>t</sup> PLH	Open				
tPHL	Open				
<sup>t</sup> PZH	Open				
t <sub>PZL</sub>	Closed				
t <sub>PHZ</sub>	Open				



**VOLTAGE WAVEFORMS** 

PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal condition such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by the generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

FIGURE 1. SWITCHING CHARACTERISTICS

# SN54BCT2244, SN74BCT2244 OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS

D3057, SEPTEMBER 1988

- BiCMOS Design Substantially Reduces Standby Current
- Output Ports have 25-Ω Series Resistors so No External Resistors are Required
- ESD Protection Exceeds 2000 V
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

### description


These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'BCT2240 and 'BCT2241, these devices provide the choice of selected combinations of inverting outputs, symmetrical  $\overline{G}$  (active-low input control) inputs, and complementary G and  $\overline{G}$  inputs. These devices feature high fan-out and improved fan-in.

The SN54BCT2244 is characaterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74BCT2244 is characterized for operation from 0 °C to 70 °C.


### SN54BCT2244 . . . J PACKAGE SN74BCT2244 . . . DW OR N PACKAGE (TOP VIEW)

_		т	
1 G	Ч١С	ノ20 <u> </u>	Vcc
1 A 1	□ 2	19	2G
2Y4	<b>□</b> 3	18	1Y1
1A2	□4	17	2A4
2Y3	□5	16	1Y2
1A3	<b>∏</b> 6	15	2A3
2Y2	□7	14	1Y3
1A4	<b>□</b> 8	13	2A2
2Y1	<b>□</b> 9	12	1Y4
GND	<b>□</b> 10	11	2A1

### SN54BCT2244 . . . FK PACKAGE (TOP VIEW)



### logic symbol†




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Texas 🖑 Instruments

### SN54BCT2244, SN74BCT2244 OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	-0.5 V to 7 V
Input voltage	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5~V to $5.5~V$
Voltage applied to any output in the high state	-0.5 V to VCC
Operating free-air temperature ranges: SN54BCT2244	-55°C to 125°C
SN74BCT2244	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup>Stresses beyond those listed under ''absolute maximum ratings'' may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# SN54BCT2244, SN74BCT2244 OCTAL BUFFERS AND LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS

### recommended operating conditions

		SN	SN54BCT2244			SN74BCT2244		
		MIN	MIN NOM MAX		MIN NOM MAX		UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	٧
ΊΚ	Input clamp current			-18			- 18	mA
ЮН	High-level output current			- 12			- 15	mA
lor	Low-level output current			48			64	mA
TA	Operating free-air temperature	- 55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


DADAMETER	TEGT O	TEST CONDITIONS		SN54BCT2244			SN74BCT2244		
PARAMETER	IESI C			TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	$V_{CC} = 4.5 V,$	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
		I <sub>OH</sub> = -3 mA	2.4	3.3		2.4	3.3		
VOH	$V_{CC} = 4.5 V$	I <sub>OH</sub> = -12 mA	2	3.2					V
		$I_{OH} = -15 \text{ mA}$				2	3.1		
V <sub>OL</sub> V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.38	0.55				v	
VOL	vCC = 4.5 v	IOL = 64 mA					0.42	0.55	\
II .	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 5.5 V			0.1			0.1	mA
lін	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 2.7 V			20		_	20	μА
I <sub>IL</sub>	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 0.5 V			-1			- 1	mA
lozh	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 2.7 V			50			50	μΑ
lozL	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 0.5 V			- 50			- 50	μΑ
los‡	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 0	- 100		- 225	- 100		-225	mA
Іссн				23			23		
ICCL	$V_{CC} = 5.5 \text{ V},$	Outputs open		53			53		
Iccz				4			4		

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

PARAMETER	FROM (INTPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T <sub>A</sub> = 25°C			V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 p R1 = 500 R2 = 500 T <sub>A</sub> = MIN	F, Ω, Ω, to MAX		UNIT	
			′B	CT224	4	SN54	BCT2244	SN74B	CT2244	i
				MIN	TYP	MAX	MIN	MAX	MIN	MAX
tPLH	A	Y		3						
tPHL	A	L '	4.1						ns	
tPZH	G	Y	7					ns		
tPZL	9	'		8.2						115
tPHZ	<u>c</u>	G Y		6.2				[		ns
tPLZ				8.4						115

<sup>\*</sup>Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.


### PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE						
TEST S1						
†PLH	Open					
tPHL	Open					
tPZH	Open					
tPZL	Closed					

Open

Closed



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



<sup>t</sup>PHZ <sup>t</sup>PLZ

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal condition such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by the generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r \leq$  2.5 ns,  $t_f \leq$  2.5 ns.

FIGURE 1. SWITCHING CHARACTERISTICS

### SN74BCT2827A, SN74BCT2828A 10-BIT BUS/MOS MEMORY DRIVERS WITH 3-STATE OUTPUTS

D2977, APRIL 1987-REVISED JUNE 1988

- BiCMOS Design Substantially Reduces Standby Current
- 25-Ω Series Resistors at Outputs Significantly Reduce Overshoot and Undershoot
- Specifically Designed to Drive MOS DRAMs
- 3-State Outputs
- Data Flow-Thru Pinout (All Inputs on Opposite Side from Outputs)
- Power-Up High-Impedance State
- Package Options Include Plastic "Small Outline" Packages, Plastic Chip Carriers, and Standard Plastic DIPs

### description

These 10-bit buffers and bus drivers are specifically designed to drive the capacitive input characteristics of MOS DRAMs. They provide high-performance bus interface for wide data paths or buses carrying parity.


The three-state control gate is a 2-input positive NOR gate so if either  $\overline{G}1$  or  $\overline{G}2$  is high, all 10 outputs are in the high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered-down.

The SN74BCT2827A provides true data and the SN74BCT2828A provides inverted data at the outputs.


These devices are characterized for operation from 0°C to 70°C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

### DW OR NT PACKAGE (TOP VIEW)




### FN PACKAGE (TOP VIEW)



NC-No internal connection

### logic symbols†



5	N74BC	T2828	<b>A</b> '	
$\overline{G}_1 \xrightarrow{(1)}$ $\overline{G}_2 \xrightarrow{(13)}$	&	EN		
A1 (2) A2 (3) A3 (4) A4 (5) A5 (6) A7 (8) A8 (9) A9 (10) A10		\(\nabla\)	(23) (22) (21) (20) (19) (18) (17) (16) (15)	Y5 Y6 Y7 Y8


<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagrams (positive logic)

### SN74BCT2827A G1 (1) G<sub>2</sub> (13) (<u>23)</u> Y1 A1 (2) (22) Y2 A3 (4) (21) Y3 (20) Y4 A5 (6) (19) Y5 (<u>18)</u> Y6 A6 (7) (<u>17)</u> Y7 (1<u>6)</u> Y8 A8 (9) (15) Y9 (14) Y10

Pin numbers shown are for DW and NT packages.

### SN74BCT2828A



## SN74BCT2827A 10-BIT BUS/MOS MEMORY DRIVERS WITH 3-STATE OUTPUTS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC
Input voltage
Voltage applied to a disabled 3-state output
Operating free-air temperature range
Storage temperature range65°C to 150°C

### recommended operating conditions

		MI	NOM I	MAX	UNIT
Vcc	Supply voltage	4.	5 5	5.5	V
VIH	High-level input voltage		2		V
VIL	Low-level input voltage			0.8	V
Іон	High-level output current			-1	mA
loL	Low-level output current			12	mA
TA	Operating free-air temperature		)	70	°C

### electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP <sup>†</sup> N	IAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA		_	1.2	V
V <sub>OH</sub>	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	I <sub>OH</sub> = -1 mA	V <sub>CC</sub> -2			V
Vo	$V_{CC} = 4.5 V,$	IOL = 1 mA		0.15	0.5	v
VOL	$V_{CC} = 4.5 V$ ,	IOL = 12 mA		0.35	0.8	
Iozh	$V_{CC} = 5.5 V,$	$V_0 = 2.7 V$			20	μΑ
IOZL	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 0.4 V		-	- 20	μΑ
lOL	$V_{CC} = 4.5 V,$	V <sub>O</sub> = 2 V	50			mA
loн	$V_{CC} = 4.5 V$ ,	V <sub>O</sub> = 2 V	-35			mA
l <sub>l</sub>	$V_{CC} = 5.5 V,$	V <sub>1</sub> = 7 V			0.1	mA
ин	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 2.7 V			20	μΑ
կլ	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 0.4 V		_	0.2	mA
lo‡	V <sub>CC</sub> = 5:5 V,	$V_0 = 2.25 \text{ V}$	-30		112	mA
ICCL .	$V_{CC} = 5.5 V$ ,	Outputs open		28	40	A
<sup>I</sup> CCZ	$V_{CC} = 5.5 V,$	Outputs open		4.5	8	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

PARAMETER	FROM (INPUT)	ТО (ОИТРИТ)	C <sub>L</sub> R1 R2 T <sub>A</sub>	C = 5 V = 50 pf = 500 s = 500 s	=, n, n, c,	C <sub>L</sub> = 50 pF R1 = 500 s R2 = 500 s T <sub>A</sub> = MIN	Ω, Ω, to MAX	UNIT
			MIN	TYP	MAX	MIN	MAX	
tPLH	Α	Y		4	6	2	//////	ns ns
tPHL			1 '		6	8	2	9
<sup>t</sup> PZH	G			8	10	4	13	ns
tPZL	G	1		11	14	6	17	115
tPHZ	ত্ত			8	12	4	15	ns
tPLZ	G G	, T		7	11	3	13	115

<sup>\*</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	 7 V
Input voltage	 5.5 V
Voltage applied to a disabled 3-state output	 5.5 V
Operating free-air temperature range	 °C to 70°C
Storage temperature range	 c to 150°C

### recommended operating conditions

		MIN NOM	MAX	UNIT
Vcc	Supply voltage	4.5 5	5.5	٧
VIH	High-level input voltage	2		٧
VIL	Low-level input voltage		0.8	V
Іон	High-level output current		- 1	mA
lor	Low-level output current		12	mA
TA	Operating free-air temperature	0	70	°C

### electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDIT	IONS	MIN TYP	MAX	UNIT
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA		-1.2	V
V <sub>OH</sub>	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	IOH = -1 mA	V <sub>CC</sub> -2		V
V	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 1 mA	0.1	0.5	V
VOL	$V_{CC} = 4.5 V$ ,	I <sub>OL</sub> = 12 mA	0.3	5 0.8	l
Гохн	$V_{CC} = 5.5 V,$	$V_0 = 2.7 V$		20	μΑ
lozL	$V_{CC} = 5.5 V,$	$V_0 = 0.4 V$		-20	μΑ
lor	V <sub>CC</sub> = 4.5 V,	V <sub>O</sub> = 2 V	50		mA
ГОН	V <sub>CC</sub> = 4.5 V,	V <sub>0</sub> = 2 V	-35		mA
l <sub>l</sub>	$V_{CC} = 5.5 V,$	V <sub>1</sub> = 7 V	1	0.1	mA
lн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V		20	μA
իլ	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V		-0.2	mA
lo‡	V <sub>CC</sub> = 5.5 V,	$V_0 = 2.25 V$	-30	-112	mA
ICCL	V <sub>CC</sub> = 5.5 V,	Outputs open	2	3 40	mA
¹ccz	V <sub>CC</sub> = 5.5 V,	Outputs open	3.	5 6	] '''A


PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> R1 R2	= 500 pl = 500 pl = 500 pl = 500 pl = 500 pl	=, Ω, Ω,	V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pF R1 = 500 s R2 = 500 s T <sub>A</sub> = MIN	Ω, Ω,	UNIT
t <sub>PLH</sub>				- 5	7	2	8	<u> </u>
tPHL	Α .	Y	1	5	7	2	8	ns
tpzH				8	11	4	12	
tPZL		Y		10	14	6	16	ns
<sup>t</sup> PHZ	<u></u> <u> </u>			10	14	4	16	
tPLZ	G	. , ,		8	12	3	14	ns



<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C. ‡ The output conditions have been chosen to produce a curent that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.


# SN74BCT2827A, SN74BCT2828A 10-BIT BUS/MOS MEMORY DRIVERS WITH 3-STATE OUTPUTS


### PARAMETER MEASUREMENT INFORMATION





SWITCH POS	ITION TABLE
TEST	S1

TEST	S1
<sup>t</sup> PLH	Open
<sup>t</sup> PHL	Open
tPZH	Open
tPZL	Closed
t <sub>PHZ</sub>	Open
tpi 7	Closed









**VOLTAGE WAVEFORMS** PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal condition such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by the generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_f \leq 2.5$  ns,  $t_f \leq 2.5 \text{ ns.}$

FIGURE 1. SWITCHING CHARACTERISTICS



D2977, APRIL 1987-REVISED JULY 1988

- **BiCMOS Design Substantially Reduces** Standby Current
- Functionally Equivalent to AM29827, AM29828, SN74ALS29827, and SN74ALS29828
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce DC Loading
- Data Flow-Thru Pinout (All Inputs on Opposite Side from Outputs)
- Power-Up High-Impedance State
- Package Options Include Plastic Chip Carriers, in Addition to Plastic and Ceramic DIPs
- BiCMOS Process with TTL Inputs and Outputs
- Dependable Texas Instruments Quality and Reliability


### description

These 10-bit buffers and bus drivers provide high-performance bus interface for wide data paths or buses carrying parity.


The 3-state control gate is a 2-input positive NOR gate so if either G1 or G2 is high, all 10 outputs are in the high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered-down.

The SN74BCT29827A provides true data and the SN74BCT29828A provides inverted data at the outputs.


The SN74BCT29827A and SN74BCT29828A are characterized for operation from 0°C to 70°C.



FN PACKAGE (TOP VIEW)



NC-No internal connection



Copyright © 1987, Texas Instruments Incorporated


### logic symbols†


3	N/40C	Г29827	A
$\overline{G}_1 \frac{(1)}{(13)}$	&	EN	
A1 (2) A2 (3) A3 (4) A5 (6) A6 (7) A7 (8) A9 (10) A10 (11)		> 0	(23) Y1 (22) Y2 (21) Y3 (20) Y4 (19) Y5 (18) Y6 (17) Y7 (16) Y8 (15) Y9 (14) Y10


S	N74BC	Г29828	Α	
$\overline{G}_1 \frac{(1)}{(13)}$	&	EN .		
A1 (2) A2 (3) A3 (4) A4 (5) A5 (6) (7) (8) A7 (8) A8 (9) (10) A10		> \( \nabla \)	(23) (22) (21) (20) (19) (18) (17) (16) (15) (14)	Y2 Y3 Y4 Y5 Y6 Y7

<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagrams (positive logic)









## SN74BCT29827A 10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless others	wise noted)
Supply voltage, VCC	7 V
Input voltage (all inputs and I/O ports)	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

### recommended operating conditions

ļ		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
V <sub>IH</sub>	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	٧
Іон	High-level output current			- 24	mA
loL	Low-level output current			48	mA
TA	Operating free-air temperature	0		70	°C

### electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN TYP <sup>‡</sup> MAX	UNIT
ViK	$V_{CC} = MIN$ , $I_I = -18 \text{ mA}$	-1.2	V
V	V MIN IOH = -15 mA	2.4	V
VOH	$V_{CC} = MIN$ $I_{OH} = -24 \text{ mA}$	2	]
VOL	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 48 mA	0.35 0.5	V
<sup>1</sup> OZH	$V_{CC} = MAX$ , $V_{O} = 2.7 V$	20	μΑ
lozL	$V_{CC} = MAX$ , $V_{O} = 0.4 V$	- 20	μΑ
l <sub>l</sub>	$V_{CC} = MAX$ , $V_1 = 5.5 V$	0.1	mA
Чн	$V_{CC} = MAX$ , $V_{I} = 2.7 V$	20	μA
l <sub>IL</sub>	$V_{CC} = MAX$ , $V_{I} = 0.4 V$	-0.2	mA
los§	$V_{CC} = MAX$ , $V_{O} = 0$	-75 -250	mA
ICCL	V <sub>CC</sub> = MAX, Outputs open	28 40	mA
Iccz	V <sub>CC</sub> = MAX, Outputs open	3.5 6	mA

<sup>†</sup> For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions.

### switching characteristics

PARAMETER	FROM (INPUT)	то (оитрит)	C <sub>I</sub> R1 R2	CC = 5 \	F, Ω, Ω,	V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pF R1 = 500 Ω R2 = 500 Ω T <sub>A</sub> = MIN t	,  ,	UNIT	
<sup>t</sup> PLH				3.5	6	1	7		
t <sub>PHL</sub>	Α	T		5	7	2	9	ns	
<sup>t</sup> PZH	<u></u>			7	10	2	12		
tPZL.		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Y		10	13	4	15	ns
t <sub>PHZ</sub>	G			7	10	2	12		
tPLZ	<u> </u>	I		7	10	2	12	ns	

 $<sup>^{\</sup>ddagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

Not more than one output should be shorted at a time and duration of the short circuit should not exceed 1 second.

### 

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	>
ЮН	High-level output current			- 24	mA
lOL	Low-level output current			48	mA
TA	Operating free-air temperature	0		70	°C

### electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	MIN TYP‡	MAX	UNIT
VIK	$V_{CC} = MIN$ , $I_{I} = -18 \text{ mA}$		-1.2	V
V	$V_{CC} = MIN$ $I_{OH} = -15 \text{ mA}$	2.4		V
Voн	I <sub>OH</sub> = -24 mA	2		]
V <sub>OL</sub>	$V_{CC} = MIN$ , $I_{OL} = 48 \text{ mA}$	0.35	0.5	V
lozh	$V_{CC} = MAX$ , $V_{O} = 2.7 V$		20	μΑ
lozL	$V_{CC} = MAX$ , $V_{O} = 0.4 V$		- 20	μА
l <sub>l</sub>	$V_{CC} = MAX$ , $V_{I} = 5.5 V$		0.1	mA
lн	$V_{CC} = MAX$ , $V_{I} = 2.7 V$		20	μА
I <sub>IL</sub>	$V_{CC} = MAX$ , $V_I = 0.4 V$		-0.2	mA
los§	$V_{CC} = MAX, V_{O} = 0$	-75	- 250	mA
ICCL	V <sub>CC</sub> = MAX, Outputs open	28	40	mA
Iccz	V <sub>CC</sub> = MAX, Outputs open	3.5	6.5	mA

<sup>†</sup> For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions.

### switching characteristics


PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> R1 R2	C = 5 \ = 50 p = 500 2 = 500 4 = 25°0	F. Ω, Ω,	$V_{CC} = 4.5$ $C_L = 50 \text{ p}$ $R1 = 500$ $R2 = 500$ $T_A = MIN$ $MIN$	Ω, Ω,	UNIT	
tPLH	А			3.5	6	1	7	ns	
†PHL				3.5	6	1	7	"	
tPZH .	G	Υ		7	9	2	11		
†PZL	G	T		9	13	4	15	ns	
<sup>†</sup> PHZ	ច	V .		6	9	2	10		
tPLZ	G	Υ ,		6	10	2	11	ns	



<sup>&</sup>lt;sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ .

Not more than one output should be shorted at a time and duration of the short circuit should not exceed 1 second.


### PARAMETER MEASUREMENT INFORMATION




TEST	S1
tPLH	Open
tPHL	Open
tPZH	Open
tPZL	Closed
tPHZ	Open


Closed


SWITCH POSITION TABLE





t<sub>PLZ</sub>





VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A.C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

  Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C . All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

### SN74BCT29833, SN74BCT29834 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

D3031, SEPTEMBER 1987-REVISED JULY 1988


- BiCMOS Process with TTL Inputs and Outputs
- BiCMOS Design Reduces Standby Current
- Flow-Through Pinout (All Inputs on Opposite Side from Outputs)
- Functionally Equivalent to AMD AM29833, AM29834, 'ALS29833, and 'ALS29834
- High-Speed Bus Transceivers with Parity Generator/Checker
- Parity Error Flag with Open-Collector Output
- Has a Register for Storage of the Parity Error Flag
- Choice of True ('BCT29833) or Inverting ('BCT29834) Logic
- Package Options Include Plastic "Small Outline" Package, Plastic Chip Carriers, and Standard Plastic 300-mil Dips

### description

The SN74BCT29833 and SN74BCT29834 are 8-bit to 9-bit parity transceivers designed for two-way communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the  $\overline{\text{ERR}}$  output will indicate whether or not an error in the B data has occurred. The output enable inputs  $\overline{\text{OEA}}$  and  $\overline{\text{OEB}}$  can be used to disable the device so that the buses are effectively isolated.


A 9-bit parity generator/checker generates a parity-odd output (PARITY) and monitors the parity of the I/O ports with an open-collector parity error flag (ERR). ERR is clocked into the register on the rising edge of the CLK input. The error flag register is cleared with a low pulse on the CLR input. When both OEA and OEB are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

The SN74BCT29833 and SN74BCT29834 are characterized for operation from 0°C to 70°C.




UEA	ч.	$\overline{}$	44	ľ	vCC.	
Α1	<b>□</b> 2		23		В1	
A2	Дз		22		B2	
A3	[]₄		21		В3	
Α4	<b>∏</b> 5		20		B4	
Α5	<b>□</b> 6		19		B5	
Α6	Q٦		18		В6	
Α7	<b>□</b> 8		17		B7	
A8	Пэ		16	Д	В8	
ERR	□10	)	15		PARI	ΓY
CLR			14		OEB	
GND		!	13		CLK	

SN74BCT' . . . FN PACKAGE (TOP VIEW)



NC-No internal connection

### logic diagram (positive logic)



### **FUNCTION TABLE**

INPUTS					OUTPUT & I/O						
ŌEB	ŌĒĀ	CLR	CLK	Ai ∑ of H′s	Bi <sup>†</sup> _∑ of H′s	А	В	PARITY	ĒRR‡	FUNCTION	
L	н	x	×	Odd Even	NA	NA <sub>.</sub>	Α	Ł H	NA	A Data to B Bus and Generate Parity	
Н	L	н	1	NA	Odd Even	В	NA.	NA	H	B Data to A Bus and Check Parity	
X	X	L	Х	Х	Х	х	NA	NA	Н	Clear Error Flag Register	
н	н	H L H	Not Not t	X X Odd Even	x	z	z	z	NC H H L	Isolation §	
L	L	х	×	Odd Even	NA	NA	А	H L	NA	A Data to B Bus and Generate Inverted Parity	

NA = Not applicable, NC = No change, X = Don't care


<sup>§</sup> In this mode, the ERR output, when clocked, shows inverted parity of the A bus.



<sup>†</sup>Summation of high-level inputs includes PARITY along with Bi inputs.

<sup>‡</sup>Output states shown assume the ERR output was previously high.

### logic diagram (positive logic)



### **FUNCTION TABLE**

	INPUTS						OUT	PUT & I/O						
ŌĒB	OEA	CLR	CLK	Ai ∑ of H′s	Bi <sup>†</sup> ∑ of L's	A	В	PARITY	ERR‡	FUNCTION				
L	н	×	×	Odd Even	NA	NA	Ā	H L	NA	A Data to B Bus and Generate Parity				
Н	L	н	1	NA	Odd	B	NA	NA	н	B Data to A Bus and				
					Even				L	Check Parity				
X	Х	L	X	X ,	Х	X	NA	NA	н	Clear Error Flag Register				
		Н	No1	Х	,	.,				NC				
н	н	L	No1	X					v	x		z	z	z
"	п	Н	1	Odd	^		4	4	L	isolation				
		H	1	Even					н					
L	L	×	×	Odd Even	NA	NA	Ā	L H	NA	A Data to B Bus and Generate Inverted Parity				


NA = Not applicable, NC = No change, X = Don't care

<sup>§</sup> In this mode, the ERR output, when clocked, shows noninverted parity of the A bus.



<sup>†</sup> Summation of low-level inputs includes PARITY along with Bi inputs.

<sup>&</sup>lt;sup>‡</sup>Output states shown assume the ERR output was previously high.



#### **ERROR FLAG FUNCTION TABLE**

INPL	JTS	INTERNAL TO DEVICE	OUTPUT PRE-STATE	ОUТРUТ	FUNCTION
CLR	CLK	POINT "P"	ERR <sub>n 1</sub>	ERR	
Н	1	Н	Н	Н	
н	1	×	L	L	SAMPLE
Н	1	L	×	L	
L	Х	X	X	H	CLEAR

 $\overline{\text{ERR}}_{n-1}$  represents the state of the  $\overline{\text{ERR}}$  output before any changes at  $\overline{\text{CLR}},$  CLK, or point ''P''.

#### SN74BCT29833, SN74BCT29834 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

absolute maximum ratings over operating free-air temperature range (unless otherw	ise note	d)
Supply voltage, VCC		
Input voltage		. 7 V
Voltage applied to a disabled I/O port		5.5 V
		7000

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage	,	4.5	5	5.5	V
ViH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	٧
Voн	High-level output voltage	, ERR			2.4	٧
Іон	High-level output current				- 24	mA
loL	Low-level output current				48	mA
		CLK high	10			ns
tw	Pulse duration	CLK low	10			
		CLR low	10			
	Setup time before CLK↑	Bi and PARITY	12			ns
t <sub>su</sub>	Setup time before CERT	CLR inactive	12			115
th	Hold time, Bi and PARITY	after CLK↑	0			ns
TA	Operating free-air temper	0		70	ပို	

# electrical characteristics over recommended operating free-air temperature and supply voltage range (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN TYP	† MAX	UNIT
VIK		$V_{CC} = 4.5 V$ ,	$l_{\parallel} = -18 \text{ mA}$		-1.2	V
Voн	All inputs/outputs except ERR	V <sub>CC</sub> = 4.5 V	$I_{OH} = -15 \text{ mA}$ $I_{OH} = -24 \text{ mA}$	2.4		V
Іон	ERR	$V_{CC} = 4.5 V$ ,	V <sub>OH</sub> = 2.4 V		20	μΑ
VOL		$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 48 mA	0.3	5 0.5	V
l)		$V_{CC} = 5.5 V$ ,	V <sub>1</sub> = 5.5 V		0.1	mA
liH‡		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V		20	μΑ
I <sub>IL</sub> ‡	Data Control	V <sub>CC</sub> = 5.5 V,	V <sub>1</sub> = 0.4 V		-0.2 -0.75	mA
los		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	- 75	- 250	mA
I <sub>CCL</sub>		V <sub>CC</sub> = 5.5 V,	All Outputs Open	5		mA

 $<sup>^{\</sup>dagger}$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25 \,^{\circ}\text{C}$ .

For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed 1 second.


#### SN74BCT29833 switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> R1 R2	CC = 5 \ = 500 \ = 500 \ \ \ = 25^\circ TYP	F. Ω. Ω.	V <sub>CC</sub> = 4. C <sub>L</sub> = 50 R1 = 500 R2 = 500 T <sub>A</sub> = MIN	) Ω, ) Ω,	UNIT
tPLH				5	7	1	8	
tPHL	A or B	B or A		5	8	2	10	ns
tPLH		DARITY		7	9	2	11	
tPHL	Α	PARITY		10	13	5	15	ns
tPZH	OEA or OEB	A or B		11	15	6	19	ns
tPZL	OEA OF OEB	AUIB		13	17	7	21	115
tPHZ	OEA or OEB	A or B		8	11	3	15	ns
tPLZ	OEA GI OEB	AOIB		10	14	4	17	113
tPHL	CLK	ERR		7	10	3	12	ns
tPLH	CLR	ERR		13	17	8	20	ns
tPLH	ŌĒĀ	PARITY		10	13	3	15	
tPHL	) UEA	PARITY		10	13	3	15	ns

#### SN74BCT29834 switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	то (оитрит)	C <sub>l</sub> R1 R2	CC = 5 \ = 50 p = 500 2 = 500 A = 25°	F, Ω, Ω,	V <sub>CC</sub> = 4. C <sub>L</sub> = 50 R1 = 500 R2 = 500 T <sub>A</sub> = MIN	Ω, Ω,	UNIT	
tPLH				5	7	1	8		
tPHL	A or B	B or A		4	6	2	7	ns	
tPLH		DADITY	ļ <u>.</u>	10	13	5	15		
tPHL_	Α Α	PARITY		8	10	2	15	ns	
<sup>t</sup> PZH	OEA or OEB	A or B		11	15	6	19	ns	
tPZL	OLA OF OLD	AUD		15	19	7	21	113	
<sup>t</sup> PHZ	OEA or OEB	A or B		8	11	3	15	ns	
<sup>t</sup> PLZ	OLA OI OEB	AOIB		13	17	7	21	115	
tPHL	CLK	ERR		7	10	3	12	ns	
<sup>t</sup> PLH	CLR	ERR		13	17	8	18	ns	
<sup>t</sup> PLH	- OEA	PARITY		10	13	3	15		
tPHL	] JEA	FAMILY		10	13	3	15	ns	

#### PARAMETER MEASUREMENT INFORMATION






TEST	S1
tPLH	Open
tPHL	Open
tPZH	Open
tPZL	Closed
tPHZ	Open
tPLZ	Closed




LOAD CIRCUIT 1 ALL OUTPUTS EXCEPT FOR ERROR FLAG




DATA

INPUT


**VOLTAGE WAVEFORMS** SETUP AND HOLD TIMES



**VOLTAGE WAVEFORMS** PROPAGATION DELAY TIMES



#### **VOLTAGE WAVEFORMS PULSE DURATIONS**



ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns,  $t_f \leq 2.5 \text{ ns.}$

FIGURE 1



- BiCMOS Design Reduces Standby Current
- Flow-Through Pinout (All Inputs on Opposite Side from Outputs)
- Functionally Equivalent to AMD AM29853 and AM29854
- High-Speed Bus Transceivers with Parity Generator/Checker
- Parity Error Flag with Open-Collector Output
- Choice of True ('BCT29853) or Inverting ('BCT29854) Logic
- Has a Latch for Storage of the Parity Error Flag
- Package Options Include Plastic "Smail Outline" Package, Plastic Chip Carriers, and Standard Plastic 300-mil Dips
- Dependabale Texas Instruments Quality and Reliability

#### description


The SN74BCT29853 and SN74BCT29854 are 8-bit to 9-bit parity transceivers designed for two-way communication between data buses. When data is transmitted from the A to B bus, a parity bit is generated. When data is transmitted from the B to A bus with its corresponding parity bit, the \$\overline{ERR}\$ output will indicate whether or not an error in the B data has occurred. The output enable inputs \$\overline{OEA}\$ and \$\overline{OEB}\$ can be used to disable the device so that the buses are effectively isolated.

A 9-bit parity generator/checker generates a parity-odd output (PARITY), and monitors the parity of the I/O ports with an open-collector parity error flag (ERR). ERR can be either passed, sampled, stored, or cleared from the latch using the EN and CLR control inputs. When both OEA and OEB are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

The SN74BCT29853 and SN74BCT29854 are characterized for operation from 0 °C to 70 °C.


OEA []	U24□ V <sub>CC</sub>
A1 2	23 B1
A2 <b>□</b> 3	22 B2
A3 <b>□</b> 4	21 🔲 B3
A4 🔲 5	20 🔲 B4
A5 <b>□</b> 6	19 <b>D</b> B5
A6 <b>□</b> 7	18∐ B6
A7 <b>□</b> 8	17 <b>2</b> B7
_88 □9	16∏ B8
ERR 🔲 10	
CLR 🖺 11	14 OEB
GND □12	13] LE

### SN74BCT' . . . FN PACKAGE (TOP VIEW)



NC-No internal connection

#### logic diagram (positive logic)



#### **FUNCTION TABLE**

			INPUTS	3			OUT	PUT & I/O		FUNCTION	
OEB	ŌĒĀ	CLR	LE	Ai ∑ of H′s	Bi <sup>†</sup> ∑ of H′s	Α	В	PARITY	ERR‡		
L	н	×	×	Odd Even	NA	NA	Α	L H	NA	A Data to B Bus and Generate Parity	
Н	L	×	L	NA	Odd Even	В	NA	NA	H	B Data to A Bus and Check Parity	
Н	L	Н	Н	NA	Х	Х	NA	NA	N-1	Store Error Flag	
X	Х	L	Н	Х	X	X	NA	NA	Н	Clear Error Flag Register	
н	н	H L X	I I	X X L Odd H Even	X	z	z	Z	NC H H L	Isolation <sup>§</sup> (Parity Check)	
L	L	х	х	Odd Even	NA	NA	А	H L	NA	A Data to B Bus and Generate Inverted Parity	

NA = Not applicable, NC = No change, X = Don't care


<sup>†</sup> Output states shown assume the ERR output was previously high.

§ In this mode the ERR output, when enabled, shows inverted parity of the A bus.



<sup>†</sup> Summation of high-level inputs includes PARITY along with Bi inputs.

#### logic diagram (positive logic)



#### **FUNCTION TABLE**

			INPUT	s		]	OUT	PUT & I/O		FUNCTION	
ŌĒB	ŌĒĀ	CLR	ĹĒ	Ai ∑ of H′s	Bi <sup>†</sup> ∑ of L′s	Α	В	PARITY	ERR‡		
L	Н	×	x	Odd Even	NA	NA	Ā	H L	NA	A Data to B Bus and Generate Parity	
н	L	Х	L	NA	Odd Even	B	NA	NA	Н	B Data to A Bus and Check Parity	
Н	L	Н	Н	NA	Х	Х	NA	NA	N-1	Store Error Flag	
X	Х	L	Н	×	Х	Х	NA .	NA	Н	Clear Error Flag Register	
Н	н	H X X	H H L	X X L Odd H Even	х	z	z	z	NC H L	Isolation §	
L	L	х	×	Odd Even	NA	NA	Ā	L H	NA	A Data to B Bus and Generate Inverted Parity	


NA = Not applicable, NC = No change, X = Don't care

 $<sup>\</sup>S$  In this mode the  $\overline{\text{ERR}}$  output, when enabled, shows noninverted parity of the A bus.



<sup>&</sup>lt;sup>†</sup> Summation of low-level inputs includes PARITY along with Bi inputs.

<sup>‡</sup>Output states shown assume the ERR output was previously high.



IN	IPUTS	INTERNAL TO DEVICE	OUTPUT PRE-STATE	OUTPUT	FUNCTION
LE	CLR	POINT "P"	ERR <sub>n-1</sub> †	ËRR	
L	L	L H	×	H	PASS
		L	X	L	
L	Н	×	L	L	SAMPLE
		н	. н	Н	
: H	L	Х	Х	Н	CLEAR
Н	н	×	L H	L H	STORE

<sup>&</sup>lt;sup>†</sup>ERRn-1 represents the state of the ERR output before any changes at CLR, LE or point P.

#### SN74BCT29853, SN74BCT29854 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC
Input voltage
Voltage applied to a disabled I/O port
Operating free-air temperature range
Storage temperature range65°C to 150°C

#### recommended operating conditions

		*		MIN	NOM	MAX	UNIT
Vcc	Supply voltage		 	4.5	5	5.5	V
VIH	High-level input voltage			2			V
VIL	Low-level input voltage					0.8	V
Voн	High-level output voltage	e, ERR				2.4	V
loн	High-level output curren	t			_	- 24	mA
loL	Low-level output current				•	48	mA
	Pulse duration	LE low		10			
tw	Pulse duration	CLR low		10			ns
t <sub>su</sub>	Setup time before LE↓	Bi and PARITY		12			ns
th	Hold time, Bi and PARIT	Y after LE↓		3			ns
TA	Operating free-air tempe	rature		0		.70	°C ,

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		$V_{CC} = 4.5 V,$	I <sub>I</sub> = -18 mA			- 1.2	, .V
Voн	All inputs/outputs except ERR	V <sub>CC</sub> = 4.5 V	$I_{OH} = -15 \text{ mA}$ $I_{OH} = -24 \text{ mA}$	2.4			<b>v</b>
ЮН	ERR	V <sub>CC</sub> = 4.5 V,	V <sub>OH</sub> = 2.4 V			20	μΑ
VOL		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 48 mA		0.35	0.5	٧
lj.	Name of the second seco	$V_{CC} = 5.5 V,$	$V_{I} = 5.5 V$			0.1	mA
lн‡		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μΑ
I <sub>IL</sub> ‡	Data	V 55V	V <sub>I</sub> = 0.4 V			-0.2	mA
IIL*	Control	$V_{CC} = 5.5 V$ ,	VI = 0.4 V			-0.75	IIIA
los§	1	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	75		- 250	mA
ICCL		V EEV	All		55	80	mA
¹ccz		$V_{CC} = 5.5 \text{ V},$	All outputs open		30	45	IIIA

<sup>&</sup>lt;sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C. <sup>‡</sup> These parameters include off-state output current for I/O ports only.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed 1 second.


#### SN74BCT29853 switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> R1 R2	C = 5 V = 50 pF = 500 s = 500 s = 25°C	;, ì, ì,	V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pl R1 = 500 s R2 = 500 s T <sub>A</sub> = MIN	Ω, Ω,	UNIT
tPLH .	A or B	B or A		5	7	1	10	ns
tPHL	A 01 B	BULA		5	7	1	10	115
tPLH_	Α	PARITY		10	13	. 2	15	ns
tPHL				10	13	. 5	15	113
tPZH ·	OEA or OEB	A or B		13	16	8	20	ns
tPZL	OLA OI OLD			13	16	8	20	113
tPHZ	OEA or OEB	A or B		13	16	8 '	20	ns
tPLZ	OLA GI OLD			13	16	8	20	113
tPHL	Œ	ERR		.5	7	2	9	ns
tPLH	CLR	ERR		11	14	5	15	ns
tPLH	ŌĒĀ	PARITY		10	13	3	15	
tPHL	OLA	FAULT		10	13	3	15	ns
tPLH	Bi/PARITY	ERR		17	22	10	24	nc
tPHL.	O// ANTT	LINN		10	13	4	16	ns


#### SN74BCT29854 switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	то (ОИТРИТ)	C <sub>L</sub> R1 R2	C = 5 V = 50 pF = 500 g = 500 g = 25°C	:, ì, ì,	V <sub>CC</sub> = 4. C <sub>L</sub> = 50 ; R1 = 500 R2 = 500 T <sub>A</sub> = MIN	Ω,	UNIT
<sup>t</sup> PLH	A or B	B or A		5	7	- 1	8	ns
<sup>t</sup> PHL				5	7	1	8	
tPLH	Α	PARITY		10	13	5	15	ns
tPHL	A	PANIT		10	13	2	15	115
tPZH	OEA or OEB	A or B		12	15	4	17	ns
tPZL	OLA OF OLD	7010		13	16	. 8	19	110
tPHZ	OEA or OEB	A or B		8	11.	3	15	ns
tPLZ	OLA OF OLD	A 01 B		10	14	4	17	10
tPHL	Œ	ERR		5	. 7	2	9	ns
<sup>t</sup> PLH	CLR	ERR		11	13	5	15	ns
tPLH	<del>OEA</del>	DADITY		10	13	4	15	
tPHL	UEA	PARITY		10	13	5	16	ns .
tPLH	Bi/PARITY	ERR -		15	18	8	20	ne
tPHL	DI/FARIT	ENR		10	13	5	15	ns

#### PARAMETER MEASUREMENT INFORMATION










#### LOAD CIRCUIT 1 ALL OUTPUTS EXCEPT FOR ERROR FLAG

#### LOAD CIRCUIT 2 ERROR FLAG OUTPUT






VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES







VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

FIGURE 1



#### SN74BCT29861 10-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

D2977, APRIL 1987-REVISED JULY 1988

- BiCMOS Design Substantially Reduces Standby Current
- Functionally Equivalent to AM29861 and SN74ALS29861
- True Logic
- Power-Up High-Impedance State
- Package Options Include Plastic "Small Outline" Packages, Plastic Chip Carriers, and Standard Plastic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

#### description

This 10-bit bus transceiver is designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.

This device allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic levels at the enable inputs  $(\overline{G}BA)$  and  $(\overline{G}AB)$ .

The 74BCT29861 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.


#### **FUNCTION TABLE**

ENABLE	INPUTS	OPERATION	
GAB	Gва	OPERATION	
L	Н	A to B	
Н	L	B to A	
Н	Н	Isolation	
1		Latch A and B	
L	L	(A = B)	

#### DW OR NT PACKAGE (TOP VIEW)


GBA [	ر ال	ノ24	Vcc
A1 [	]2	23	В1
A2 [	]3	22	B2
АЗ [	<b></b>	21	В3
A4 [	5	20	B4
A5 [	<b>]</b> 6	19	B5
A6 [	]7	18	B6
A7 [	<b>]</b> 8	17	В7
A8 [	_  9	16	B8
A9 [	10	15	В9
A10 [	11	14	B10
GND [	12	13	$\overline{G}AB$

#### FN PACKAGE (TOP VIEW)



NC-No internal connection


#### logic symbol†



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW and NT packages.

#### logic diagram (positive logic)



Pin numbers shown are for DW and NT packages.

#### SN74BCT29861 10-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless oth	erwise noted)
Supply voltage, V <sub>C</sub> C	
Operating free-air temperature range	

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
ViH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
ЮН	High-level output current			- 24	mA
loL	Low-level output current			48	mA
TA	Operating free-air temperature	0		70	°C

#### electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS <sup>†</sup>	MIN	MIN TYP <sup>‡</sup> MAX		UNIT
VIK		V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA		-1.2		٧
1/		V <sub>CC</sub> = MIN	I <sub>OH</sub> = -15 mA	2.4			V
Vон	i i	ACC = MIIM	I <sub>OH</sub> = -24 mA	2			ľ
VOL		V <sub>CC</sub> = MIN,	I <sub>OL</sub> = 48 mA		0.35	0.5	V
11		V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V		-	0.1	mA
1	Control inputs	V MAY	V <sub>I</sub> = 2.7 V			20	^
ļΗ	A or B port§	$V_{CC} = MAX,$	V  = 2.7 V			20	μΑ
1	Control inputs	V 144V	V: 0.4.V			0.1	^
ΊL	A or B port§	$V_{CC} = MAX,$	VI = 0.4 V			-0.1	mA
los¶		V <sub>CC</sub> = MAX,	V <sub>0</sub> = 0	-75		- 250	mA
	Enabled	V MAY	Outnuts onen		22	30	A
ICC	Disabled	$V_{CC} = MAX,$	Outputs open		4.5	7	mA

#### switching characteristics


PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC = 5 C <sub>L</sub> = 50 R1 = 50 R2 = 50 T <sub>A</sub> = 25	pF, 0 Ω 0 Ω 6°C	V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pF R1 = 500 Ω R2 = 500 Ω T <sub>A</sub> = MIN t	, 1 1.	UNIT
tPLH			4.5		1	8	
tPHL	A or B	B or A		7	1	8	ns
tPZH	GAB or GBA	A D	11	14	5	18	
tPZL	GAB OF GBA	A or B	13	16	7	20	ns
t <sub>PHZ</sub>	GAB or GBA	A or B	7	. 10	3	12	ns
tPLZ	GAD OF GBA		9	12	4	16	1115

<sup>†</sup> For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions.

 $<sup>^{\</sup>ddagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C. § For I/O port, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the offstate output current.


Not more than one output should be shorted at a time and duration of the short circuit should not exceed 1 second.


#### PARAMETER MEASUREMENT INFORMATION





TEST	S1
tPLH	Open
tPHL	Open
tPZH	Open
tPZL	Closed
tPHZ	Open
tpLZ	Closed

SWITCH POSITION TABLE









VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A.CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C . All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

FIGURE 1. SWITCHING CHARACTERISTICS



#### SN74BCT29863 9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

D2977, APRIL 1987-REVISED JULY 1988

- BiCMOS Design Substantially Reduces Standby Current
- Functionally Equivalent to AM29863 and SN74ALS29863
- True Logic
- Power-Up High-Impedance State
- Package Options Include Plastic "Small Outline" Packages, Plastic Chip Carriers, and Standard Plastic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

#### description

This 9-bit bus transceiver is designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.

This device allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic levels at the enable inputs (GBA1, GBA2, GAB1, and GAB2).

The 74BCT29863 is characterized for operation from 0°C to 70°C.


#### **FUNCTION TABLE**

		INPUTS	ENABLE	
OPERATION	GBA2	GBA1	GAB2	GAB1
Latch A and B	L	L	L	L
A to B	Х	Н	L	L
ALOB	н [	X	L	L
B to A	L	L	Х	Н
B to A	L	L	Н	X
	Х	н	Х	Н
Isolation	н	Х	X	Н
isolation	н -	Х	н	X
	x l	н	Н	Х

#### DW OR NT PACKAGE (TOP VIEW)


GBA1			24		Vcc	
Α1		?	23		B1	
A2		١.	22		B2	
А3		<b>,</b>	21		В3	
A4		,	20		B4	
Α5		i	19		B5	
Α6	D		18		В6	
A7		1	17	Ď.	В7	
A8	o de		16	5	В8	
Α9	Пı	0	15	Ħ.	В9	
GBA2	引	1	14	ñ.	GAB2	•
GND	٦ı	2	13	Ħ	GAB1	

## FN PACKAGE



NC-No internal connection


#### logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW and NT packages.

#### logic diagram (positive logic)



Pin numbers shown are for DW and NT packages.

#### SN74BCT29863 9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC
Input voltage (all inputs and I/O ports)
Operating free-air temperature range
Storage temperature range65°C to 150°C

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
loн	High-level output current			- 24	mA
loL	Low-level output current			48	mA
TA	Operating free-air temperature	0		70	°C

#### electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS <sup>†</sup> MIN TYP <sup>‡</sup>			MAX	UNIT	
VIK		V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA			-1.2	V
		V <sub>CC</sub> = MIN	I <sub>OH</sub> = -15 mA	2.4			V
Vон			I <sub>OH</sub> = -24 mA	2			L
VOL		V <sub>CC</sub> = MIN,	I <sub>OL</sub> = 48 mA		0.35	0.5	V
II		V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V			0.1	mA
1	Control inputs	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V			20	μА
lΗ	A or B port§					20	μΑ
1	Control inputs	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V	Ī		-0.1	mA
ΙL	A or B port§					-0.1	
los¶		V <sub>CC</sub> = MAX,	V <sub>O</sub> = 0	-75		- 250	mA
	Enabled	\/ MA\/	Outputs open		22	30	mA
Icc	Disabled VCC = MAX,	$V_{CC} = MAX$ ,			4.5	7	111/4

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


#### switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>I</sub> R1 R2 T <sub>A</sub>	CC = 5 V = 50 p I = 500 2 = 500 A = 25°	F, Ω Ω C	$V_{CC} = 4.5^{\circ}$ $C_{L} = 50 \text{ pF}$ , $R1 = 500 \Omega$ $R2 = 500 \Omega$ $T_{A} = MIN \text{ to}$	, o MAX	UNIT
Ĺl	1-		MIN	TYP	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	B or A		4.5	6	1	8	
t <sub>PHL</sub>	A OI B			5	7	1	8	ns
tpzH	GAB or GBA	A or B		11	14	5	18	
tPZL	GAD OF GBA	A OF B		13	16	7	20	ns
tPHZ	GAB or GBA	A or B		7	10	3	12	
tpLZ	GAD OF GBA	A or B		9	12	4	16	ns

<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C. § For I/O port, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the offstate output current.


Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


#### PARAMETER MEASUREMENT INFORMATION



#### SWITCH POSITION TABLE

TEST	S1
tPLH	Open
tPHL	Open
tPZH	Open
tPZL	Closed
t <sub>PHZ</sub>	Open
tpLZ	Closed







VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

OUT-OF-PHASE

OUTPUT





VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C . All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r \leq$  2.5 ns,  $t_f \leq$  2.5 ns.

FIGURE 1. SWITCHING CHARACTERISTICS

۷он

VOL



**General Information** 

1

**BiCMOS Circuits** 

2

**Mechanical Data** 


3

#### Contents

	Page
Ordering Instructions	3-3
Package Data	3-4

Electrical characteristics presented in this data book, unless otherwise noted, apply for circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

Factory orders for circuits described in this catalog should include a four-part type number as explained in the following example.



<sup>&</sup>lt;sup>†</sup>For tape and reel information contact the factory.

-10 Solder-dipped leads (N and NT packages only)

Dual-in-line (J, JT, N, NT)

-00 No special instructions


- -Slide Magazines
- -A-Channel Plastic Tubing
- -Barnes Carrier (N only)
- -Sectioned Cardboard Box
- -Individual Plastic Box



<sup>&</sup>lt;sup>‡</sup>These circuits in dual-in-line packages are shipped in one of the carriers shown below. Unless a specific method of shipment is specified by the customer (with possible additional costs), circuits will be shipped in the most practical carrier. Please contact your TI sales representative for the method that will best suit your particular needs.

#### D008, D014, and D016 plastic "small outline" packages

Each of these "small outline" packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.




NOTES: A. Leads are within 0.25 (0.010) radius of true position at maximum material dimension.

- B. Body dimensions do not include mold flash or protrusion.
- C. Mold flash or protrusion shall not exceed 0,15 (0.006).
- D. Lead tips to be planar within  $\pm 0.051$  (0.002) exclusive of solder.

#### DW016, DW020, DW024, and DW028 plastic "small outline" packages

Each of these "small outline" packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



<sup>†</sup>The 28-pin package drawing is presently classified as Advance Information.


NOTES: A. Leads are within 0,25 (0.010) radius of true position at maximum material dimension.

- B. Body dimensions do not include mold flash or protrusion.
- C. Mold flash or protrusion shall not exceed 0,15 (0.006).
- D. Lead tips to be planar within  $\pm 0.051$  (0.002) exclusive of solder.

#### FK020 and FK028 ceramic chip carrier packages

Each of these hermetically sealed chip carrier packages has a three-layer ceramic base with a metal lid and braze seal. The packages are intended for surface mounting on solder lands on 1,27 (0.050-inch) centers. Terminals require no additional cleaning or processing when used in soldered assembly.


FK package terminal assignments conform to JEDEC Standards 1 and 2.





#### FN020, FN028, FN044, FN068, and FN084 plastic chip carrier packages

Each of these chip carrier packages consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound withstands soldering temperatures with no deformation, and circuit performance characteristics remain stable when the devices are operated in high-humidity conditions. The packages are intended for surface mounting on solder lands on 1,27 (0.050) centers. Leads require no additional cleaning or processing when used in soldered assembly.




NOTES: A. Centerline of center pin each side is within 0,10 (0.004) of package centerline as determined by dimension B.

- B. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.
- C. The lead contact points are planar within 0,10 (0.004).

#### J014 ceramic dual-in-line package


This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.



- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.

#### J016 ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.




- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.



# Mechanical Data

#### J020 ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.




- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.



#### JT024 ceramic dual-in-line package


This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

#### NO14 plastic dual-in-line package


This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers (see Note A). Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.

#### N016 plastic dual-in-line package


This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
  - B. This dimension does not apply for solder-dipped leads.
  - C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.

#### NO20 plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.




- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
  - B. This dimension does not apply for solder-dipped leads.
  - C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.



#### NT024 plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.

NOTE: For all except 24-pin packages, the letter N is used by itself since only the 24-pin package is available in more than one row-spacing. For the 24-pin package, the 7,62 (0.300) version is designated NT; the 15,24 (0.600) version is designated NW. If no second letter or row-spacing is specified, the package is assumed to have 15,24 (0.600) row-spacing.



- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
  - B. This dimension does not apply for solder-dipped leads.
  - C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above the seating plane.


updates to the General Purpose Logic mailing list, complete and return this card.
NAME LIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
TITLE ( )   )   )   )   )   )   )   )   )   )
COMPANY
ADDRESS & M/S
CITY STATE ZIP
PHONE EXTENSION
☐ Check here to receive General Purpose Logic Updates.
SCB02ICB800R Expires 12/31/89
Copyright © 1988, Texas Instruments Incorporated
To correct your address or add an associate and to insure receipt of future updates to the General Purpose Logic mailing list, complete and return this card.
NAME (
TITLE LILILIANIA
COMPANY
ADDRESS & M/S
CITY LILLI STATE LI ZIP LILLI -LILLI
PHONE LLL EXTENSION LLLL
☐ Check here to receive General Purpose Logic Updates.
SCB02ICB800R Expires 12/31/89

PLACE STAMP HERE

# Texas Instruments Incorporated Literature Response Center P.O. Box 809066 Dallas, Texas 75380-9066

PLACE STAMP HERE

Texas Instruments Incorporated Literature Response Center P.O. Box 809066 Dallas, Texas 75380-9066







# **BiCMOS Bus Interface Logic**

# Data Book