

CONTROL DATA

PROGRAMMING – REFERENCE MANUAL

control data®

PROGRAMMING -REFERENCE MANUAL

> G02000c 11 May 1965

G02000c

	RECORD OF REVISIONS
REVISION	NOTES
a	Removal of preliminary status
b	ECO 14519. Pages iv, vii, 2-3, 2-34, 2-40A, 2-41,
	2-42, 2-42A, 2-43, 2-44, 2-61, 2-62, 2-65, 2-73,
	D-1, D-5, and E-3 revised.
c	ECO 15736. Pages v, 1-6, 2-36 through 2-39, 2-49,
	2-64, 2-71, 2-72, 3-3, 3-6, 3-9, 3-11, 4-12, E-1,
	E-2, E-3, and Comment Sheet revised.
<u> </u>	
	······································
L	L

CONTENTS

.

Chapter							Page
1 [Description			•	•	•	1-1
	Basic 160G Characteristics		•	•			1-1
	System Description			•			1-2
	Registers		•	•	•		1-3
	Addressable Registers		•	•		•	1-3
	A Register			•		•	1-3
	Q Register		•	•			1-5
	P Register			•	•	•	1-5
	BER Register		•	•	•	•	1-5
	BXR Register		•	•	•	•	1-5
	ER Register		•	•	•	•	1-6
	Non-Addressable Registers		•	•	•	•	1-6
	Z Register		•	•	•	•	1-6
	S Register		•	•	•	•	1-6
	S ¹ Register		•	•	•	•	1-6
	F Register		•	•	•	•	1-6
	F' Register		•	•	•	•	1-6
	BFR Register	• •	•	•	•	-	1-7
	A' Register	•••	•	•	•	•	1-7
	Q ¹ Register	••	•	•	•	•	1-7
	B Register	• •	•	•	•	•	1-7
		••	•	•	•	•	1-7
2 1	Programming	••	•	•	•	•	2-1
	Arithmetic	• •	•	•	•	•	2-1
	Instruction Word Format						
	Storage Controls						
	Buffer Storage Bank Control						
	Relative Storage Bank Control .						
	Indirect Storage Bank Control .						
	Direct Storage Bank Control						
	Storage Construction						
	Addressing Modes						
	Entire Memory Address Mode .						
	Memory Address Mode						
	Memory Index Address Mode						
	Relative Entire Bank Address Mo	de.					2 - 13

G02000b

Constant Address Mode
Indirect Address Mode
Relative Forward Address Mode2-18Relative Backward Address Mode2-19Specific Address Mode2-20No Address Mode2-20Notation2-20Notation2-21Description of Instructions2-23Arithmetic/Logical Instructions2-24Logical Product2-24Selective Complement2-25
Relative Forward Address Mode2-18Relative Backward Address Mode2-19Specific Address Mode2-20No Address Mode2-20Notation2-20Notation2-21Description of Instructions2-23Arithmetic/Logical Instructions2-24Logical Product2-24Selective Complement2-25
Specific Address Mode2-20No Address Mode2-20Notation2-21Description of Instructions2-23Arithmetic/Logical Instructions2-24Logical Product2-24Selective Complement2-25
Specific Address Mode2-20No Address Mode2-20Notation2-21Description of Instructions2-23Arithmetic/Logical Instructions2-24Logical Product2-24Selective Complement2-25
No Address Mode.2-20Notation2-21Description of Instructions.2-23Arithmetic/Logical Instructions2-24Logical Product2-24Selective Complement.2-25
Notation2-21Description of Instructions2-23Arithmetic/Logical Instructions2-24Logical Product2-24Selective Complement2-25
Arithmetic/Logical Instructions 2-24 Logical Product 2-24 Selective Complement 2-25
Arithmetic/Logical Instructions 2-24 Logical Product 2-24 Selective Complement 2-25
Logical Product
Selective Complement 2-25
Load
Load Complement
Add
Subtract
Store
Shift Replace
Replace Add
Replace Add One
Load Q
Store Q
Multiply
Divide
Shift Instructions
Fixed Shifts
Multiply by 10
Multiply by 100
Variable Shifts
Storage Bank Control Instructions 2-41
Input/Output Instructions
Clear Buffer Controls
Clear Interrupt Lockout
Set Interrupt Lockout
Initiate Buffer Input
Initiate Buffer Output
Normal Input and Output
Output No Address
A Register I/O
Computer-to-Computer Interrupt 2-51

G02000c

Special Instructions	•	•	•	•	2-52
No Operation	•	•	•	•	2-52
Mode Settings	•	•	•	•	2-52
Bank Controls to A	•	•	•	•	2-54
Bank Controls to AQ	•			•	2-55
Exchange A and Q	•	•	•	•	2-56
Set Buffer Entrance Register.	•	•	•	•	2-56
Set Bulfer Exit Register	•	•		•	2-57
BER to A Register		•		•	2-58
Store P Register					2-59
Store and Reset BER					
Block Store					
Memory-to-Memory Transfer .					
Half Write					
Error Register to A					
Transfer P to A					
Unconditional Jumps					
Indirect Jumps					2-65
Jump Forward Indirect					
Jump Relative Indirect					
Unconditional Jump					
Return Jumps.					
Sense Jumps					
Conditional Jumps					
Bit-by-Bit Jump					2-71
Limit Comparison					2-72
Selective Stop and Jump					2-73
External Functions					
Additional Operation Code Translations.					
Use of the Instructions - Programming.					
3 Input/Output					
Compute Module					
I/O Module					
Peripheral Equipment.					
176 G Typewriter					3_3
405 Card Reader	•	•	•		3-3
170G Card Punch Controller	•	•	•	•	3-3
1612G Line Printer			•	•	3-3
165G Plotter			•	•	3-6
606 Magnetic Tape Transport				-	3-6
162G Magnetic Tape Synchronizer			•	•	'3-7
8528G Digital Communication Term			•		
	n id	•	•	•	5-0

Programming I/O Equipment	3-8
	3-10
Output on the Normal Channel	3-12
The Buffer Channel	3-12
Interrupt	3-20
Interrupt Locations and Actions	3-20
	3-21
Compute Module Interrupts	3-22
Interrupt 10	3-23
	3-23
	3-23
Interrupt 240	3-23
I/O Module	3-24
Console	4-1
Display Panel	4-1
Register Display	4-1
Error Register	4-3
	4_4
MCS Mode Indicator	4-4
Computer Status Indicator	4-5
	4-7
Switch Panel	4-8
	4-8
Operation of the 160G System	4-10
Starting the 160G	4-10
Clearing or Entering an Entire Storage Bank	4-10
Storing a Program	4-11
Auto Load Operation	4-11
Manually Storing Program	4-12
Examining Contents of Storage	4-13
MASS and GASS	5-1

4

5

APPENDIXES

Appendix A	Glossary
Appendix B	Numeric Instruction Codes
Appendix C	Mnemonic Instruction Codes
Appendix D	Instruction Execution Times D-1
Appendix E	External Function Codes and Status
	Responses E-1
Appendix F	Input/Output Typewriter Codes F-1
Appendix G	1612G Printer Codes G-1

G02000b

Appendix	н	Magnetic	Tape	BCD	Coc	les	•	•	•	•	•	•	•	H-1
Appendix	I	Punched	Card	Codes	5.	•	•	•	•		•	•	•	I –1
Appendix	J	⊤able of	Power	s of	2.	•	•	•	•	•	•	•	•	J –1
Appendix	ĸ	Octal-Dec	cimal I	nteger	· Co	n∨e	rs	ion	T	abl	е	•	•	K-1
Appendix	L	Octal-Dec	cimal F	Fracti	on (Con	ver	rsid	n					
		Table .			• •	•	•	•	•	•	•	•	•	L-1

TABLES

3-1	Interrupt Number	Assignment	 •	 •	•	•	٠	•	•	•	3-24
4-1	Error Conditions		 •	 •	٠	•	•	•	•	•	4-4

ILLUSTRATIONS

1-1	Block Diagram of Registers
2-1	Program Clearing Memory - Printout
2-2	Program Transferring Data - Printout
2-3	Equation Solving Program - Printout
2-4	Equation Solving Program - Flow Diagram 2-83
2-5	Program Using Counters - Printout
2-6	Program Using Counters - Flow Diagram 2-85
3-1	405 Card Reader Operation - Flow Diagram 3-4
3-2	170G Card Punch Controller Operation - Flow
	Diagram
3-3	1612G Line Printer Operation - Flow Diagram 3-5
3-4	Normal Input Program - Printout
3-5	Normal Output Program - Printout
3-6	Buffer I/O Operation - Flow Diagram
3-7	Buffer Input Program - Printout
3-8	Magnetic Tape Program (Normal I/O) - Printout 3-17
3-9	Magnetic Tape Program (Internal Buffer) - Printout 3-18
3-10	Magnetic Tape Program (External Buffer) - Printout . 3-19
4-1	Console Displays and Indicators
5-1	Numeric Coded Program
5-2	GASS Coded Program

CHAPTER 1

DESCRIPTION

The CONTROL DATA[®] 160G is a high-speed, modular computing system suited to real-time control and data processing applications. The flexible characteristics of the 160G system permit it to be expanded into a system with large-scale storage, input/output, and computational capabilities. With several options available, the 160G can be tailored to meet particular data needs and later grow with increased demands for data processing.

BASIC 160G CHARACTERISTICS

- •Normal or buffered input-output
- •Internal and external interrupts
- An expandable magnetic core memory (8192 to 131,072 words)
- ●14-bit storage word (13 information bits, 1 parity bit)
- Transistor-diode logic
- •Single address logic
- Flexible repertoire of instructions
- •62 index registers (magnetic core)
- Program compatibility with CONTROL DATA 160 and 160-A

The 160G system can be expanded to include the following peripheral equipment:

- •Electric typewriters
- Card readers, card punches, and associated control units
- High-speed line printers
- •Incremental plotters
- Magnetic tape transports and tape synchronizers
- Provision for reciprocal memory sharing with other computer systems.

The 160G system can be tied, magnetic core to magnetic core, to certain other Control Data systems. The magnetic core memory of the 160G becomes an internal part of the other system or vice versa.

SYSTEM DESCRIPTION

The 160G computer system is a data processing device which is expandable on a modular basis. A minimum system consists of a single 160G Compute Module and associated Console. The Compute Module is a parallel, single address, electronic data processor. It performs calculations and processes data internally in a parallel binary mode. The internally stored program located in sequential storage locations controls the step-by-step execution of individual instructions. Individual instructions in a Compute Module are executed in one to six storage cycle times where one storage cycle is 1.35 microseconds.

The 160G Compute Module, which functions as a complete small-scale computer in the minimum system, provides the arithmetic and control characteristics of the expanded 160G system. Each Compute Module consists of a memory section, which contains 8192 words of magnetic core storage; arithmetic and control logic; and two bidirectional I/O channels, one normal and one buffered.

The Compute Module also contains circuitry for two internal and 21 external interrupts. One of the internal interrupts is manually activated at the Console. The other internal interrupt is activated at the end of a buffering operation on the internal buffer channel.

The 171G I/O Module provides additional data channels for the 160G system. Each module contains two buffered, bidirectional data channels; interrupt circuitry; external function circuitry; and associated control logic. Each of the buffered data channels has three external interrupts associated with it: buffer completion, external 1, and external 2. Any external equipment serviced by the data channel is capable of activating either of the external 1 or 2 interrupts. The 171G I/O Module requires information from the Compute Module to initiate I/O activity.

The 169G Memory Module provides additional core storage for the 160G system. Each module contains storage for 8192 14-bit words. Each Memory Module consists of one 8192-word bank of core storage, priority circuitry, parity circuitry, and memory control logic. The parity circuitry in a Memory Module checks the odd parity of all data read from the core storage within that module. This circuitry also generates a parity bit for all data to be written into core storage within that module. If an error occurs, a parity error signal is sent to the module requesting access.

The expanded 160G system may consist of a number of Compute Modules, additional banks of memory, and additional input/output channels. The combination of any number of the system components may be combined in an expanded system subject to the following limitations:

- A maximum of three I/O modules can be controlled by one Compute Module.
- 2. A maximum of nine modules (Compute and/or I/O) can be connected to one Memory Module.
- 3. A maximum of 15 Memory Modules can be controlled by one Compute Module.

REGISTERS

Temporary storage units for operands, instructions, and control words are known as registers. Those registers available to the programmer by means of computer instructions are called addressable registers; the other registers are called non-addressable registers, Figure 1-1. The contents of all but one of the registers can be displayed on the Console.

ADDRESSABLE REGISTERS

A REGISTER (A)

Nearly all arithmetic and logical operations involve the 13-bit A register. The contents of this register can be shifted to the right or left. The results of logical or arithmetic operations appear in the A register. When the 160G is in the A mode, the highest-order stage is not used.




Figure 1-1. Block Diagram of Registers

AUXILIARY ARITHMETIC REGISTER (Q)

The 13-bit Q register assists the A register in performing arithmetic and logical operations. For multiply and divide instructions Q serves as an extension of the A register to form a 26-bit AQ register.

PROGRAM ADDRESS REGISTER (P)

The 13-bit P register contains the memory address of the current instruction. In the A mode, the highest-order bit is not used. After execution of an instruction which does not transfer program control to another routine, the contents of the P register is increased by 1, 2, or 4 as determined by the type of exit. If program control is transferred to a new routine, a new control address is entered into the P register, and the contents of the P register is not changed.

The advancing of the P register is done by a one's complement, subtractive arithmetic. If the 160G is operating in the G mode and the P register contains octal 17776, advancing the contents by one results in 00000; if P contains octal 17777, advancing the contents by one results in 00001. If the 160G is operating in the A mode and the P register contains octal 07776, advancing the contents by one results in 00000. If P contains octal 07777, advancing the contents by one results in 00001.

BUFFER ENTRANCE REGISTER (BER)

During buffered I/O operations, the 13-bit BER holds the address to, or from which the information is being transferred. The contents of this register may be transferred to memory or the A register. In the A mode, only the lower-order 12 bits are used.

BUFFER EXIT REGISTER (BXR)

During buffered I/O operations, the 13-bit BXR holds the terminal address plus one for the buffering operation. When the contents of the BER equals the contents of the BXR, the buffering operation is terminated. In the A mode only the lower-order 12 bits are used.

G02000c

ERROR REGISTER (ER)

The error register is a 13-bit register which contains bits that represent various error conditions. Only ten error conditions are displayed in the error register. These are available for display by issuing an ERTA instruction. This register indicates add or subtract overflow, parity errors on the buffer I/O channels, and a divide overflow condition.

NON-ADDRESSABLE REGISTERS

MEMORY RESTORATION REGISTER (Z)

The 14-bit Z register restores any information read from memory after this information has been stored in the appropriate Compute Module register or transmitted to an output device. All information entering Compute Module memory passes through the Z register. Each Memory Module also contains a similar register which services core storage within that module.

MEMORY ADDRESS REGISTER (S)

The 13-bit S register holds the memory address currently being referenced for an instruction or operand. This address may apply to Compute Module memory or locations within any of the Memory Modules. Only 12 bits of the S register are used in the A mode.

INTERNAL MEMORY ADDRESS REGISTER (S')

The 13-bit S' register is similar to the S register. However, S' services only Compute Module memory. When the current address references Compute Module memory, S' holds the address until the reference is completed. Each Memory Module contains a similar register which services core storage within that module.

FUNCTION REGISTER (F)

The 13-bit F register contains the instruction being executed.

SHIFT COUNT REGISTER (F')

The 5-bit F¹ register controls the shift count and holds the bank designations.

BUFFER DATA REGISTER (BFR)

During a buffer operation, the 13-bit BFR holds the data word being transferred to or from memory.

ADDER OUTPUT REGISTER (A')

The 13-bit A¹ register serves as a second rank of the A register for shifting and transferring purposes. This register also functions as an output register for the Compute Module adder (the borrow pyramid).

SECONDARY AUXILIARY ARITHMETIC REGISTER (Q!)

The 13-bit Q^1 register functions as the second rank of the Q register for shifts and transfers.

STORAGE BANK CONTROL REGISTER (B)

The 20-bit B register consists functionally of four 5-bit bank controls. These controls operate independently of one another to provide the addressing modes available to the 160G system.

EXCHANGE REGISTER (X)

The 13-bit X register functions as an exchange register for the transfer of data within the Compute Module.

CHAPTER 2

PROGRAMMING

ARITHMETIC

The 160G is capable of performing arithmetic in a 12-bit (A mode) or 13-bit (G mode) operation. This 12-bit arithmetic feature makes the 160G compatible with the 160-A. Normally the computer enters the G mode after a master clear. However, the selection of either mode can be made manually or by a programmed entry. Any instruction in the repertoire can be performed in either mode, with the following exceptions:

- 1. LS3, LS6, MUT, and MUH always operate on 12-bit operands.
- 2. LS3 and LS6 are circular 12-bit, end-around shifts which leave the highest-order bit unchanged.
- 3. Multiply, divide, and variable shift instructions are always 13-bit operations.

In the A mode, addition, subtraction, addressing, and logical operations are 12-bit; in the G mode these operations are 13-bit.

The bits within a word are numbered from 00 (least significant) to 12, starting at the right. Bit 12, the most significant bit, is not used in the A mode.

Bit 11 for A mode of operation and bit 12 for G mode of operation are sign bits. All positive numbers have a 0 in the sign bit position; all negative numbers have a 1 in the sign bit position. The sign bit is extended to the most significant bit of a number.

Example:

	12	11	10	09	08	07	06	05	04	03	02	01	00
Binary	1	0	1	1	1	1	0	0	0	1	1	0	1
Octal	1		3			6			1			5	

All arithmetic is binary, one's complement notation. Any number may be represented as a combination of the two binary digits, 0 and 1. Although the computer is operated in the binary system, the octal representation of a binary number is more convenient for notation and display. The 160G word can be considered as five octal digits, with the uppermost octal digit being 0 or 1.

The value zero can be represented in one's complement notation in two separate expressions:

0 000 000 000 000 (plus zero) 1 111 111 111 111 (minus zero)

Both plus and minus zeroes are acceptable as arithmetic operands. There are only two cases in which a zero arithmetic resultant is minus zero; in all other cases, the resultant is plus zero. These two cases are as follows:

-0 + (-0) and -0 - (+0)

In the A mode, with 12-bit arithmetic, the value of the highest-order bit is considered as undefined. When operating in the G mode (13-bit) on a quantity that was generated in the A mode (12-bit), the correct sign on the quantity can be guaranteed by doing an LS1-RS1 sequence of instructions to generate the correct sign bit.

When switching from one mode to another, the action of the P register is also changed. The following actions occur in the 160G to guarantee that program control continues correctly after a switch in modes. When switching from A to G mode, bit 00 of the relative bank control replaces bit 12 of the P register. When switching from G to A mode, bit 12 of the P register replaces bit 00 of the relative bank control. The mode should not be switched when the program is at location 07776, 07777, 17776, or 17777 of any bank, because P + 1 is performed in the mode prior to the switch; therefore, an incorrect next address would be formed. For example, when switching from A to G mode with program control at location 07777, the next address would become 00001 instead of 10000.

In one's complement notation, positive numbers are represented by their binary equivalent; negative numbers are represented by the one's

2-2

.

complement of the equivalent positive number. To form the one's complement, reverse each bit of the word.

Example:

+5	is	represented	as	0	000	000	000	101
-5	is	represented	as	1	111	111	111	010

The internal arithmetic is based on subtraction. Addition is performed by subtracting the complement of the addend from the augend. In subtraction no complementing is necessary.

Example:

.

If the computer is programmed to add +6 to +5, the operation is performed as follows:

Augend +5 =	0	000	000	000	101
Addend +6 =	0	000	000	000	110
Complementing +6 =	1	111	111	111	001
+5 =	0	000	000	000	101
- (-6)=	1	111	111	111	001
	0	000	000	001	100 (with an
Subtracting the borrow	~				<u> 1</u> end-around
					borrow)
Procedures	0	000	000	001	011 = 13 ₈ or 11 ₁₀

During the subtraction process, the borrow from the higher-order end was carried around and subtracted from the lower-order end of the word to provide the correct result. This end-around borrow is the feature which makes the arithmetic of the 160G computer modulus $2^{12}-1$.

INSTRUCTION WORD FORMAT

An instruction word in the 160G may be 13 or 26 bits. The 26-bit instruction word is the most general. The 13-bit instruction word is provided for efficient programming.

The 26-bit instruction is divided into a 7-bit function or operation code (F), a 6-bit code extension and/or execution address (E), and a 13-bit (G) portion. The 26-bit instruction word occupies two sequential words of storage. The first word contains the F and E portion of the instruction. The second word (designated G) contains an address or operand, depending on the instruction (see following example).

The 13-bit instruction is divided into a 7-bit function or operation code (F) and a 6-bit code extension and/or execution address (E).

The control unit of the Compute Module reads an instruction word; it then examines the instruction word to see if the function code specifies a one- or two-word instruction. If a second word is called for, the control unit causes the G portion of the 26-bit instruction word to be read, and the instruction to be executed.

Example:

	Function Code (F)	Execution Address (E)
Word 1	7 Bits	6 Bits

Operand (G) 13 Bits

Word 2

STORAGE CONTROLS

One Compute Module may have direct access to a maximum of 131,072 words. The Compute Module must be able to provide the storage system with a 17-bit address to uniquely specify one of the 131,072 words of available storage. The instructions provided in the Compute Module, depending on the type of instruction, have space in the instruction word format to provide 17, 13, 12, or 6 bits of address information. The storage bank control registers provide the additional bits required to make a unique 17-bit address.

The 171G data channels and the internal buffer channel of the 160G also have a basic capability of specifying 13 bits of address information. The storage bank control registers, associated with each I/O channel, provide the additional bits needed to arrive at a 17-bit address.

A reference to magnetic core storage, for a word of information, may be classified as one of four types. These references are used as follows:

- 1. To input or output information on a buffer I/O channel.
- 2. To read an instruction, or to locate a constant or counter which is associated with a program.
- 3. To read or store an operand or data.
- 4. To update an index register, an index register reading, or an address reference for indirect addressing.

The 160G automatically classifies each memory reference (in the Compute Module or in the I/O Module) and uses a storage bank control register, associated with each type of reference, to form the correct 17-bit address.

The setting of these extra bits, for the short address instructions, is implemented by setting storage bank control commands prior to the execution of an instruction.

If a bank control is set to reference a non-existent address in a given computer system, the computer stops when an instruction is executed which uses that particular storage bank control.

The following descriptions of storage bank controls is expanded in the section on address modes.

BUFFER STORAGE BANK CONTROL (b)

Each buffer channel has its own storage bank control which provides the upper four bits of the address for referencing data being read or written. The BER registers provide the remaining 13 bits of the address.

RELATIVE STORAGE BANK CONTROL (r)

The relative storage bank control determines the upper address bits of all references which read instructions into the instruction decoder of the Compute Module. It is also used to specify the upper bits of all relative memory reference instructions.

INDIRECT STORAGE BANK CONTROL (1)

The indirect storage bank control specifies the upper bits of all address references used in the memory, memory index, and indirect instructions to obtain the operand. This storage bank control normally specifies the bank in which data is located.

DIRECT STORAGE BANK CONTROL (d)

The direct storage bank control provides the upper bits needed to specify the location of index registers, addresses used in indirect addressing, and also for the direct instructions which are used to update index registers and counters.

STORAGE CONSTRUCTION

The magnetic core storage of the 160G is divided into modules of 8192 words. These modules may be called banks of memory. Each module has its own read and write controls and operates independently of any other Memory Module in the system. The design of the 160G Compute Module is such that it takes advantage of any memory overlap when referencing various words in memory.

The basic storage capacity of 160G system is 8192 words of storage provided in a Compute Module. The storage capacity may be expanded by adding Memory Modules to the system. A total of 15 Memory Modules may be added to the system for control by one Compute Module to provide a total storage capacity of 131,072 words.

In the G mode of operation, a fully expanded system would contain 16 banks or modules, each with 8192 words. The storage bank control registers are used to specify which bank is to be referenced. The banks are numbered as even numbers 0, 2, 4, 6, 10 to 36_{o} . Each

bank has its own set of 20000 addresses, numbered from 00000 to $17777_{\rm g}$.

In the A mode of operation, the banks of storage function logically as two 4096-word banks. This distinction is necessary to maintain compatibility with the 160-A. A fully expanded system would contain 32 logical banks, each containing 4096 words. The banks in this case are numbered 0, 1, 2, 3 to $37_{\rm e}$.

ADDRESSING MODES

The 7-bit function code (F) portion of an instruction word, consists of an operation code and an address mode. The operation code is the basic instruction. The addressing mode permits the programmer to select the most efficient variation of the basic instruction with respect to speed and number of storage locations required.

In the GASS assembly system, the convention has been followed that the operation code and the address mode are symbolized by two, three or four mnemonic letters. The first two mnemonic code letters designate the basic instruction and the last one or two represent the addressing mode. When only two letters are used, the address mode is assumed to be entire memory, the basic 160G address mode.


The 160G has 14 basic data handling instructions. Each of these basic instructions may have 12 variations, or addressing modes. The 14 basic instructions, their mnemonic codes, and descriptions are as follows:

Instruction	Mnemonic	Operation
Logical Product	LP	Form the logical product of two operands
Selective Complement	SC	Form the selective com- plement of two operands
Load	LD	Transfer an operand from memory to the A register

Instruction	Mnemonic	Operation
Load Complement	LC	Transfer complement of operand from memory to the A register
Add	AD	Form the sum of two operands
Subtract	SB	Form the difference of two operands
Store	ST	Place a word in memory
Shift Replace	SR	Shift word and replace in memory.
Replace Add	RA	Form the sum of two operands and replace in memory
Replace Add One	AO	Add one to operand and replace in memory
Load Q	LQ	Transfer an operand from memory to the Q register
Store Q	SQ	Place Q in memory
Multiply	мц	Form the product of two operands
Di∨ide	DV	Form the quotient of two operands

The program address counter, or the P register, contains the memory address of the current instruction. This register is a 13-bit register and cannot completely address 131,072 memory locations. The additional bits needed to form the 17-bit address are obtained from the relative storage bank control as shown in the following example. In all cases, it is assumed that the instruction has been read and that the F register contains the instruction. The steps for obtain-ing the address of the operand is then shown, including any additional memory references in the process.

Example:






There are 13 bits in the P register and five bits in the relative bank control. This makes 18 bits which are combined to form the 17-bit storage address. To allow for the A (12-bit) and G (13-bit) mode of operation, which applies to all of the registers in the computer, a sharing of the highest-order bit of the P register and the lowest-order bit of the bank control is performed. In the A mode, the lowest-order bit from the bank control is used and the highest-order bit from the P register is ignored. In the G mode, the highest-order bit of the P register is used and the lowest-order bit from the P register is used and the lowest-order bit from the bank control is ignored. This convention applies in all cases where a 13-bit P register is combined with a 5-bit bank control register.

NOTES:

- 1. The following programming examples shown assume the G mode of operation (13-bit addresses and operands).
- 2. The letters enclosed within the parentheses designate the storage bank controls. All subsequent letters, enclosed in parentheses, replace the two octal digits which indicate the actual storage bank to be referenced. This format is followed throughout the remainder of this manual.
- 3. All subsequent numbers are in octal notation unless stated otherwise.
- 4. The addressing modes are symbolized by one or two mnemonic code letters in the same manner as are the basic instructions. The exception to this is the entire memory address mode. This address mode does not have a mnemonic code.

ENTIRE MEMORY ADDRESS MODE

The entire memory address mode is the most general form of addressing in the 160G. This 26-bit instruction specifies a bank and a location within a bank to completely address the entire memory of the 160G. The G portion of the instruction specifies the location of the operand in the bank specified by the E portion of the first word. The address is formed as follows:



There are only five bits needed to completely specify the storage banks. The highest-order bit in the E portion of the instruction is 0 when an instruction designates the storage bank to be referenced.

A combination of bits is needed to specify the 17-bit storage address. In the G mode, the lowest-order bit of E is ignored and the highestorder bit of G is used. In the A mode, the lowest-order bit of E is used and the highest-order bit of G is ignored.

Location	F	E	G
(r)01455	LD	10	
(r)01456			02222
(r)01457	next	instruction	
(10)02222	001	44	
	(r)01455 (r)01456 (r)01457	(r)01455 LD (r)01456 (r)01457 next	(r)01455 LD 10 (r)01456 (r)01457 next instruction

At location (r)01455 is a load entire memory (LD) instruction (no modifying mnemonic code). This instruction transmits the operand from memory to the A register. Location (10)02222 contains the operand (00144) which is transferred to the A register. At the completion of an entire memory instruction, control always continues at the location in the relative storage bank specified by the contents of P + 2. In this case control continues at (r)01457.


MEMORY ADDRESS MODE (M)

The memory address mode provides the address of the operand. This mode specifies the location within a bank of data to be referenced.

2-10

The bank number is "super indexed" by the contents of the indirect (memory) bank control that specifies which bank of memory contains the data. The G portion of the 26-bit instruction word contains the address of the operand. The E portion is always equal to zero.

The memory reference address is formed as follows:



The remaining bits needed to form the 17-bit address are obtained from the indirect bank control. By changing the indirect bank control, a program can be changed to operate on information in another bank.


Location	F	E	G
(r)03477	LDM	00	
(r)03500			01111
(r)03501	STM	00	
(r)03502			00024
(r)03503	next ins	truction	
(i) 01111	067	66	
(i) 00024	002	34	
	(r)03477 (r)03500 (r)03501 (r)03502 (r)03503 (i)01111	(r)03477 LDM (r)03500 (r)03501 STM (r)03502 (r)03503 next ins (i)01111 067	(r)03477 LDM 00 (r)03500 STM 00 (r)03501 STM 00 (r)03502 (r)03503 next instruction (i)01111 067 66

At location (r)03477 is a load memory (LDM) instruction. The location (i)01111 becomes the operand address, and the quantity 06766 is transferred to the A register. At the completion of an (M) instruction, control continues in the relative storage bank at the location specified by the contents of P + 2. In this case, control continues at location (r)03501 which contains a store memory (STM) instruction. A store instruction causes the contents of the A register to be transferred to the operand address. The operand address of the instruction becomes (i)00024. The quantity 06766 which was in the A register will be stored in location (i)00024, replacing 00234.

2-11

MEMORY INDEX ADDRESS MODE (MX)


The memory index address mode applies indexing to the memory mode. This mode allows the programmer to make use of 62 index registers in the area of memory specified by the direct bank control. The formation of the operand address requires accessing of the index register to modify the G portion of the instruction prior to forming the operand address. The E portion of the 26-bit instruction specifies a location in the direct bank. The contents of this location is added to the G portion of the instruction. This sum becomes the effective operand address in the indirect storage bank. The G portion of the instruction, as stored in memory, is unchanged. The graphic formation of the operand address is as follows:



At location (r)00100 is a load memory index (LDMX) instruction. The E portion of the instruction makes an initial reference to location (d)00005, which contains 00750. This number is added to the G portion of the instruction to yield the operand address, (i)10750. The contents of this location is transferred to the A register. At the completion of this instruction, the A register contains the quantity 13570. At the completion of an (MX) instruction, control continues in the relative storage bank at the location specified by the contents of P + 2. In this case, control continues at location (r)00102.

RELATIVE ENTIRE BANK ADDRESS MODE (RB)

The relative entire bank address mode provides a 26-bit form of the relative forward and relative backward address modes. This mode extends relative addressing to an entire bank of memory. The G portion of the instruction is algebraically added to the value in the P register to specify a location forward or backward from the current instruction. The backward ability comes from the modular arithmetic used in forming the address values. The operand address is formed as follows:




This addressing mode allows the programmer to make references to his program without the necessity of finding out where the program resides. This feature allows the program to be relocated easily. The operand address is obtained by adding the current contents of P to the G portion of the 26-bit instruction. This sum becomes the effective operand address in the relative storage bank.

Example:	Location	F	Ē	G
	(r)01000	LDRB	01	
	(r)01001 (r)01002	novi inst		00150
	(r)01002 (r)01150	next inst 123	45	
	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	120	10	

At location (r)01000 is a load relative entire bank (LDRB) instruction. G is added to the contents of the P register ((r)01000), to yield the address (r)01150. The contents of (r)01150 is transferred to the A register. At the completion of this instruction the A register contains the quantity 12345. At the completion of an (RB) instruction, which does not cause control to be transferred, control continues in the relative storage bank at the location specified by the contents of P + 2. In the preceding example, control continues at location (r)01002. An operand address that precedes the current contents of P can be referenced by inserting a negative number in the G portion of the instruction.

INDIRECT ENTIRE BANK ADDRESS MODE (IB)

The indirect entire bank address mode allows the programmer to use the entire 8192 locations in the direct bank of memory as the source of addresses for the operands. The operands are obtained from the indirect bank of memory. The operand address is formed as follows:




The indirect entire bank address mode allows the programmer to share the same data address with any number of instructions. All (IB) instructions occupy two sequential storage locations which involve entire bank operations. The G portion specifies a location in the direct bank. This location contains the address of the operand in the indirect bank.

Example:	Location	F	E	G
	(r)01011	LCIB	00	
	(r)01012			00166
	(r)01013	next inst	truction	
	(d)00166	071	22	
	(i) 07122	063	57	

At location (r)01011 is a load complement indirect entire bank (LCIB) instruction. Location (d)00166 contains the address 07122. At location (i)07122 is the operand 06357. The complement of this quantity, 11420, is transferred to the A register. Control continues in the relative storage bank at the location specified by the contents of P + 2. In the preceding example control continues at location (r)01013.

CONSTANT ADDRESS MODE (C)

The constant address mode may be thought of as a 13-bit instruction that obtains its operand from the next location in the relative bank. There is a provision to skip the constant in obtaining the next instruction. Otherwise, it may be taken as a 26-bit instruction that uses the G portion as the operand. Note that a memory storing instruction will change the G portion of the instruction.



2 - 15


The G portion of the 26-bit instruction word contains the operand. The E portion of the instruction is always equal to zero.

Example:	Location	F	E	G
	(r)00101	LDC	00	
	(r)00102			07337
	(r)00103	STC	00	
	(r)00104			02345
	(r)00105	next ins	truction	

At location (r)00101 is a load constant (LDC) instruction. The operand address is (r)00102. The quantity 07337 is transferred to the A register. At the completion of a (C) instruction, control continues in the relative storage bank at the location specified by the contents of P + 2. In this case, control continues at (r)00103. This address contains a store constant (STC) instruction. In the preceding example, the operand address of the (STC) instruction is (r)00104. The quantity 07337, which was in the A register as a result of the LDC instruction in (r)00101, is transferred to location (4)00104 and therefore, replaces the constant 02345 now in (r)00104. The final contents of (r)00104 is 07337, and control continues at (r)00105.

DIRECT ADDRESS MODE (D)

The direct address mode is used to operate on index registers. The index registers are contained in the bank of memory specified by the direct bank control. The 17-bit address to reference these locations is formed as follows:




In the direct address mode, E selects one of the first 64 (100 octal) locations in the direct storage bank as the operand address.

Example:	Location	F	Ē
	(d)00076	012	34
	(r)01075	LDD	76
	(r)01076	next ins	truction

At location (r)01075 is a load direct (LDD) instruction. E specifies that the operand address is (d)00076. This address contains the quantity 01234 which is transferred to the A register. At the completion of a direct address instruction, control always continues at the location in the relative storage bank specified by the contents of P + 1. In this case, control continues at location (r)01076.

INDIRECT ADDRESS MODE (I)

The indirect address mode enables a 13-bit instruction to share its address, which is located in the direct bank, with other instructions which may need reference to the same address. The E portion of the instruction specifies a location in the direct bank. This location contains the address of the operand in the indirect bank. The 17-bit operand address is formed as follows:




Example:	Location	F	E
	(d)00045	033	65
	(†) 03365	046	57
	(r)04121	LDI	45
	(r)04122	next ins	truction

At location (r)04121 is a load indirect (LDI) instruction. E refers to location (d)00045, which contains the address 03365. A final reference is now made to location (i)03365, which contains the number 04657. The quantity 04657 is transferred to the A register. Both the direct (d) and indirect (i) storage bank controls are involved in the indirect (l) address mode. At the completion of an (l) instruction, control always continues at the location in the relative storage bank specified by the contents of P + 1. In the preceding example control continues at (r)04122.

RELATIVE FORWARD ADDRESS MODE (F)

The relative forward address mode is used to reference locations closely related to the current instruction in a program. With this mode it is possible to use a 13-bit instruction to reference a location 63 locations following the current instruction. The 17-bit operand address is formed as follows:




The operand or jump address is obtained by adding E to the current content of P to specify one of the 63 (77 octal) addresses immediately following the address of the current instruction. This sum then becomes the effective operand address in the relative storage bank.

Example :	Location	F —	Ē
	(r)00233	LDF	22
	(r)00234	next ins	struction
	(r)00255	077	03

At location (r)00233 is a load forward (LDF) instruction. E is added to the contents of the P register to yield the address (r)00255. The contents of (r)00255 is transferred to the A register. At the completion of this instruction, A contains the quantity 07703. At the completion of an (F) instruction, which does not cause control to be transferred, control continues in the relative storage bank at the location specified by the contents of P + 1. In the preceding example, control continues at location (r)00234. Certain (F) instructions cause control to be transferred E locations forward in the relative bank.

RELATIVE BACKWARD ADDRESS MODE (B)

The relative backward address mode is used to reference locations closely related to the current instruction in a program. With this mode it is possible to use a 13-bit instruction to reference a location 77 octal locations preceding the current instruction. The 17-bit operand address is formed as follows:



The operand address is obtained by subtracting E from the current contents of P to specify one of the 63 (77 octal) locations immediately preceding the location of the current instruction. The difference then becomes the effective operand address in the relative storage bank.

SPECIFIC ADDRESS MODE (S)

The specific address mode is used in 13-bit instructions which work on the specific register. The specific register is core storage location (0)07777 in the A mode of operation and (0)17777 in the G mode of operation. Reference is made to the specific register regardless of the setting of any bank controls. This address mode is carried over to provide compatibility with the 160-A.

The operand address is always octal location 7777 (A mode) or 17777 (G mode) in storage bank zero. The E portion of the instruction word is always equal to zero in the specific address mode.

Example:	Location	F	E
	(r)00177	LDS	00
	(r)00200	next ins	truction
	(0)17777	043	21

Location (r)00177 contains a load specific (LDS) instruction. The fact that E equals zero is used in address decoding to specify that the address of the operand of this instruction is (0)17777. Thus, the quantity 04321 is transferred to the A register. At the completion of an (S) instruction, control continues in the relative storage bank at the location specified by the contents of P + 1. In the preceding example, control continues at location (r)00200.

NO ADDRESS MODE (N)

The no address mode specifies an operand, the six bits contained in the E portion of the instruction, that has the higher-order seven bits set to zero. This mode allows arithmetic and logical operations by using a 6-bit operand that is contained in the no address mode instruction. This mode eliminates the need for entering many small constants into memory.

Example:	Location	F	E
	(r)00100	LDN	43
	(r)00101	next instruction	

At location (r)00100 is a load no address (LDN) instruction. The 13-bit operand for LDN is 00043. Therefore, the number 00043 is transferred to the A register. At the completion of a no address instruction, control always continues at the location in the relative storage bank specified by the contents of P + 1. In this case control continues at location (r)00101.

NOTATION

The following abbreviations are used in the description of the instructions and the remainder of this manual.

A	The A register		
Q	The Q register		
P	The P register		
Z	The Z register		
BER	The buffer entrance register		
BXR	The buffer exit register		
BFR	The buffer data register		
F	The seven higher-order bits of the first		
	word of an instruction (function code)		
E	The six lower-order bits of the first word		
	of an instruction (execution address)		
G	The 13 bits of the second word of all		
	two-word instructions (operand or operand address)		
×	Any octal digit 0 through 7, generally part		
	of an address		
Y	Any octal digit 0 through 7, generally part		
	of an operand		
Z	Any octal digit, 0 through 7, generally part		
	of a bank		
()	The contents of whatever location or regis-		
	ter is specified within the parentheses.		
	The only exception is a reference to a		
	specific storage bank control in its numeric		
	value. In this case, reference is to the		
	storage bank number. Thus, (0) refers		
	to storage bank zero. This is the only		
	time a single digit is enclosed in		
	parentheses.		

(d)	The contents of the direct storage bank control
(r)	The contents of the relative storage bank control
(1)	The contents of the indirect storage bank control
(ь)	The contents of the buffer storage bank control
	The function or quantity on the left of the arrow replaces the function or quantity on the right
FWA	First word address - This term is used when reference is made to any block of data. The core storage address of the first word of such a block is known as its FWA.
LWA	Last word address - This term is used when reference is made to any block of data. The core storage address of the last word of such a block is known as its LWA.

DESCRIPTION OF INSTRUCTIONS

The following notes apply to the discussion of the 160G instruction repertoire.

- 1. All instruction times are given in storage cycles where one cycle equals 1.35 microseconds. Two instruction times are given for instructions which take advantage of overlap in memory references. The first time given is a maximum time, assuming all memory references are made to the same bank of memory. The second time given is a minimum time, assuming instructions are in one bank of memory, data in another bank, and index registers are in a third bank of memory.
- 2. All numbers are in octal notation unless otherwise stated.
- 3. In the description of an instruction, the operations involved are listed in sequence if more than one operation is performed.
- 4. Instructions which may assume more than one address mode are described under the general command function. The operand formation for each address mode is described in the section on address modes.
- 5. The G portion of an instruction is shown only with those instructions which occupy two words of storage.
- 6. Instructions concerned with the buffer data channels have a mnemonic code ending with Y. The value of Y is always numeric and within the limits specified by the instruction.
- 7. The E portion of several instructions serves as an address or address extension and/or as a function code extension.

Therefore, the E portion of instructions specifying indirect (I), forward (F), backward (B), relative entire bank (RB) and memory index (MX) addressing modes should not be zero. If it is 0, a different address mode is specified. Similarly, the E portion of memory index address mode (MX)

should not be 0 or 1, because the address mode would be interpreted as an indirect entire bank (IB) or a relative entire bank address mode (RB).

ARITHMETIC/LOGICAL INSTRUCTIONS

LOGICAL PRODUCT

FFFEE	G	Mnemonic	Name	Timing
002××		LPN	Logical Product No Address	1
010××		LPD	Logical Product Direct	2/1.5
01100	×××××	LPM	Logical Product Memory	3/2
001××		LPI	Logical Product Indirect	3/2
01200	YYYYY	LPC	Logical Product Constant	2
012××		LPF	Logical Product Forward	2
01300		LPS	Logical Product Specific	2/1.5
013××		LPB	Logical Product Backward	2
110ZZ	****	LP	Logical Product Entire Memory	3/2
11100	×××××	LPIB	Logical Product Indirect Entire Bank	4/2.5

FFFEE	G	Mnemonic	Name	<u>Timing</u>
11101	****	LPRB	Logical Product Relative Entire Bank	3
111YY	×××××	LPMX	Logical Product Memory Index	4/2.5

Form in A the logical product of the operand and the original contents of A. The operand is not altered by a logical product instruction. The proper operand is formed for each address mode, and control continues as described in the section on addressing modes.

The logical product of two operands is defined as follows:

Operand 1 (bit value)	0	0	1	1	
Operand 2 (bit value)	<u>0</u>	1	0	1	
Logical product of 1 and 2	0	0	0	1	(bit ∨alue)

From the preceding definition, it can be seen that selected portions of A may be cleared or retained in A by using the proper operand as a mask.

SELECT	IVE	COMPL	EMENT

FFFEE	G	Mnemonic	Name	Timing
003××		SCN	Selecti∨e Comple- ment No Address	1
014××		SCD	Selective Comple- ment Direct	2/1.5
01500	×××××	SCM	Selective Comple- ment Memory	3/2
015××		SCI	Selective Comple- ment Indirect	3/2

FFFEE	G	Mnemonic	Name	<u>Timing</u>
01600	YYYYY	SCC	Selective Comple- ment Constant	2
016××		SCF	Selective Comple- ment Forward	2
01700		SCS	Selecti∨e Comple- ment Specific	2/1.5
017××		SCB	Selective Comple- ment Backward	2
114ZZ	×××××	SC	Selective Comple- ment Entire Memor	3/2 y
11500	****	SCIB	Selective Comple- ment Indirect Entire Bank	4/2.5
11501	****	SCRB	Selective Comple- ment Relative Entire Bank	3
115YY	****	SCMX	Selective Comple- ment Memory Index	4/2.5

Form in A the bit-by-bit complement of A for each bit in the operand equal to 1. The operand is not altered by a selective complement instruction. The proper operand for each address mode is formed, and control continues as described in the section on address modes. The selective complement operation is defined as follows:

(A) register (bit value)	0 0 1 1
Operand (bit value)	<u>0 1 0 1</u>

Final content of the A register 0 1 1 0 (bit value)

LOAD

FFFEE	G	Mnemonic	Name	Timing
004××		LDN	Load No Address	1
020××		LDD	Load Direct	2/1.5
02100	×××××	LDM	Load Memory	3/2
021××		LDI	Load Indirect	3/2
02200	YYYYY	LDC	Load Constant	2
022××		LDF	Load Forward	2
02300		LDS	Load Specific	2/1.5
023××		LDB	Load Backward	2
120ZZ	×××××	LD	Load Entire Memory	3/2
12100	×××××	LDIB	Load Indirect Entire Bank	4/2.5
12101	×××××	LDRB	Load Relative Entire Bank	3
12177	×××××		Load Memory Index	4/2.5

Operand $\longrightarrow A$

Transfer the operand to A. The operand in storage is not altered by the execution of a load instruction. The proper operand is formed for each address mode and control continues as described in the section on address modes.

LOAD COMPLEMENT

FFFEE	G	Mnemonic	Name	Timing
005××		LCN	Load Complement No Address	1
024××		LDC	Load Complement Direct	2/1.5
02500	×××××	LCM	Load Complement Memory	3/2
025××		LCI	Load Complement Indirect	3/2
02600	YYYYY	LCC	Load Com plement Constant	2
026××		LCF	Load Complement Forward	2
02700		LCS	Load Complement Specific	2/1.5
027××		LCB	Load Complement Backward	2
124ZZ	****	LC	Load Complement Entire Memory	3/2
12500	xxxxx	LCIB	Load Complement Indirect Entire Banl	4/2.5 <
12501	****	LCRB	Load Complement Relative Entire Bank	3
125YY	xxxxx	LCMX	Load Complement Memory Index	4/2.5
		Operand'	A	

Transfer the one's complement of the operand to A. The operand in storage is not altered by the execution of a load complement instruction. The proper operand is formed for each addressing mode and control continues as described in the section on addressing modes.

ADD

<u> </u>				
FFFEE	G	Mnemonic	Name	Timing
006××		ADN	Add No Address	1
030××		ADD	Add Direct	2/1.5
03100	×××××	ADM	Add Memory	3/2
031××		ADI	Add Indirect	3/2
03200	YYYYY	ADC	Add Constant	2
032××		ADF	Add Forward	2
03300		ADS	Add Specific	2/1.5
033××		ADB	Add Backward	2
130ZZ	×××××	AD	Add Entire Memory	3/2
13100	×××××	ADIB	Add Indirect Entire Bank	4/2.5
13101	****	ADRB	Add Relati∨e Entire Bank	3
13177	×××××	ADMX	Add Memory Index	4/2.5

(A) + operand $\longrightarrow A$

Place in A the sum of the original contents of A and the operand. The operand is unchanged by an add instruction. The correct operand is formed for each addressing mode, and control continues as described in the section on addressing modes.

SUBTRACT

FFFEE	G	Mnemonic	Name	Timing
007××		SBN	Subtract No Address	1
034××		SBD	Subtract Direct	2/1.5
03500	×××××	SBM	Subtract Memory	3/2
035××		SBI	Subtract Indirect	3/2
03600	YYYYY	SBC	Subtract Constant	2
036××		SBF	Subtract Forward	2
03700		SBS	Subtract Specific	2/1.5
037××		SBB	Subtract Backwar	d 2
134ZZ	XXXXX	SB	Subtract Entire Memory	3/2
13500	XXXXX	SBIB	Subtract Indirect Entire Bank	4/2.5
13501	XXXXX	SBRB	Subtract Relative Entire Bank	3
135YY	****	SBMX	Subtract Memory Index	4/2.5

(A) - operand \longrightarrow A

Form in A the difference between the original contents of A and the operand. The operand is unchanged by a subtract instruction. The proper operand is formed for each addressing mode, and control continues as described in the section on addressing modes.

STORE

FFFEE	G	Mnemonic	Name	Timing
040××		STD	Store Direct	2/1.5
04100	×××××	STM	Store Memory	3/2
041××		STI	Store Indirect	3/2
04200	YYYYY	STC	Store Constant	2
042××		STF	Store Forward	2
04300		STS	Store Specific	2/1.5
043××		STB	Store Backward	2
140ZZ	×××××	ST	Store Entire Memory	3/2
14100	****	STIB	Store Indirect Entire Bank	4/2.5
14101	****	STRB	Store Relati∨e Entire Bank	3
141YY	×××××	STMX	Store Memory Inde	ex 4/2.5

 $(A) \longrightarrow Operand address$

Transfer the contents of A to the operand address. The contents of A is not altered by a store instruction. The proper operand address is formed for each addressing mode, and control continues as described in the section on addressing modes.

SHIFT REPLACE

FFFEE	G	Mnemonic	Name	<u>Timina</u>
044××		SRD	Shift Replace Direct	3/2.5
04500	****	SRM	Shift Replace Memory	4/3
045××		SRI	Shift Replace Indirect	4/3
04600	YYYYY	SRC	Shift Replace Constant	3
046××		SRF	Shift Replace Forward	3
04700		SRS	Shift Replace Specific	3/2.5
047××		SRB	Shift Replace Backward	3
144ZZ	****	SR	Shift Replace Entire Memory	4/3
14500	****	SRIB	Shift Replace Indirect Entire Bank	5/3.5
14501	****	SRRB	Shift Replace Relative Entire Bank	3
145YY	****	SRMX	Shift Replace Memory Index	5/3.5
		Operand \longrightarrow	A	
		Shift A left on	·	
		$(A) \longrightarrow Ope$	rand address	
		2-3	2	

The operand is placed in the A register, then the operand is shifted left one bit position in A, and the contents of A is transferred back to the operand address. The operand for each addressing mode is formed, and control continues as described in the section on addressing modes. At the completion of a shift replace instruction, both A and the operand address contain the shift resultant.

REPLACE ADD

FFFEE	G	Mnemonic	Name	Timing
050××		RAD	Replace Add Direct	3/2.5
05100	×××××	RAM	Replace Add Memory	4/3
051××		RAI	Replace Add Indirect	4/3
05200	YYYYY	RAC	Replace Add Constant	3
052××		RAF	Replace Add Forward	3
05300		RAS	Replace Add Specific	3/2.5
053××		RAB	Replace Add Backward	3,
150ZZ	****	RA	Replace Add Entire Memory	4/3
15100	****	RAIB	Replace Add Indirect Entire Bank	5/3.5
15101	****	RARB	Replace Add Relati∨e Entire Bank	4

G02000b

FFFEE	G	Mnemonic	Name	Timing
151YY	×××××	RAMX	Replace Add Memory Index	5/3.5
		(A) + oper	and ————————————————————————————————————	
		(A) → Op	perand address	

Form in A the sum of the original contents of A and the operand; transfer this sum to the operand address. At the completion of the replace add instruction, both the operand address and A contain the new sum. The proper operand is formed for each addressing mode, and control continues as described in the section on addressing modes.

REPLACE ADD ONE

FFFEE	G	Mnemonic	Name	Timing
054××		AOD	Replace Add One Direct	3/2.5
05500	****	АОМ	Replace Add One Memory	4/3
055××		AOI	Replace Add One Indirect	4/3
05600	YYYYY	AOC	Replace Add One Constant	3
056××		AOF	Replace Add One Forward	3
05700		AOS	Replace Add One Specific	3/2.5
057××		AOB	Replace Add One Backward	3

FFFEE	G	<u>Mnemonic</u>	Name	<u>Timing</u>
154ZZ	****	AO	Replace Add One Entire Memory	4/3
15500	****	AOIB	Replace Add One Indirect Entire Bank	5/3.5
15501	****	AORB	Replace Add One Relati∨e Entire Bank	4
155YY	****	AOMX	Replace Add One Memory Index	5/3.5
		Operand \longrightarrow	A	
		$(A) + 1 \longrightarrow$	A	

(A)	\rightarrow	Operand	address
-----	---------------	---------	---------

Form in A the sum of the operand and one; transfer this sum to the operand address. At the completion of the replace add one instruction, both the A register and the operand address contain the original operand plus one. The proper operand is formed for each addressing mode, and control continues as described in the section on addressing modes.

LOAD Q

FFFEE	G	Mnemonic	Name	Timing
160ZZ	****	LQ	Load Q Entire Memory	3/2
16100	×××××	LQIB	Load Q Indirect Entire Bank	4/2.5

G02000c

FFFEE	<u> </u>	Mnemonic	Name	Timing
16101	×××××	LQRB	Load Q Relative Entire Bank	3
161YY	****	LQMX	Load Q Memory Index	4/2.5
16200	YYYYY	LQC	Load Q Constant	2
162××		LQF	Load Q Forward	2
		Operand	⇒Q	

Transfer the operand to Q. The operand in storage is not altered by the execution of a load instruction. The proper operand is formed for each addressing mode.

STORE Q

<u>FFFEE</u>	G	Mnemonic	Name	Timing
162ZZ	****	SQ	Store Q Entire Memory	3/2
16500	****	SQIB	Store Q Indirect Entire Bank	4/2.5
16501	****	SQRB	Store Q Relative Entire Bank	3
165YY	****	SQMX	Store Q Memory Index	4/2.5
16600	YYYYY	SQC	Store Q Constant	2
166××		SQF	Store Q Forward	2
		(Q)>	Operand Address	

Transfer the contents of Q to the operand address. The contents of Q is not altered by a store Q instruction. The proper operand address is formed for each addressing mode, and control continues as described in the section on addressing modes.

MULTIPLY

FFFEE	G	Mnemonic	Name	Timing
170ZZ	****	мц	Multiply Entire Memory	5/4
17100	×××××	MUIB	Multiply Indirect Entire Bank	6/4.5
17101	×××××	MURB	Multiply Relati∨e Entire Bank	5
171YY	×××××	мимх	Multiply Memory Index	6/4.5
17200	YYYYY	MUC	Multiply Constant	4
172××		MUF	Multiply Forward	4

The contents of A is multipled by the proper multiplier for the address mode specified. The multiplier is not altered by the multiply instruction. The product appears in the 26-bit AQ register, where A contains the most significant 13 bits and Q contains the least significant 13 bits. Control continues at location (r) (P) + 2.

NOTES:

1. The multiply operation takes place as an algebraic multiplication of integers. If the product is less than 2^{12} , Q contains the integer answer. If the product is more than 2^{12} , the high-order bit of Q is a significant bit of the answer and the entire product must be taken as the 26-bit AQ register.

G02000c

- If a fractional multiply is required, a long left shift of 1 (LLS, 1) must be performed after the multiply instruction to adjust the binary point of the product. The most significant portion of the fraction resides in the A register.
- 3. The multiply operation is always 13 bits regardless of the operating mode.

DIVIDE

FFFEE	<u>G</u>	Mnemonic	Name	Timing
174ZZ	×××××	DV	Divide Entire Memory	6/5
17500	×××××	DVIB	Divide Indirect Entire Bank	7/5.5
17501	XXXXX	DVRB	Divide Relative Entire Bank	6
175YY	×××××		Divide Memory Index	7/5.5
17600	YYYYY	DVC	Divide Constant	5
176××		DVF	Divide Forward	5

The contents of the 26-bit AQ register is divided by the proper divisor for the address mode specified. The divisor is not altered by the divide instruction. The algebraic quotient appears in the A register. The remainder appears in the Q register and has the same sign as the original contents of AQ. Control continues at location (r) (P) + 2.

NOTES:

1. The operation may be taken as integer or fractional division depending on the replacement of the dividend in the AQ register. To prevent overflow, the number in the A register must be less than one-half the absolute value of the divisor.

- To do an integer divide, the dividend must be placed in the Q register with the A register set so all of its bits correspond to the sign of Q. The simplest method is to place the dividend in the A register and then do an LRS 13 (long right shift to place the operand in Q and extend the sign in A).
- 3. To do a fractional divide, the dividend must be placed in the A register with the sign of the dividend in all bits of the Q register. The dividend must be less in absolute value than the divisor. The simplest method is to place the dividend in the A register and then do an LRS 13, followed by an XAQ instruction.
- 4. Bit 0 of the error register is set to 1 if there is divide overflow (A portion of the dividend is larger than one-half of the divisor in absolute value), or if there is a divide by zero attempted. In either case, the machine performs the divide operation and the original dividend is destroyed while a meaningless answer is developed.
- 5. The divide operation is always 13 bits, regardless of the mode of operation.

SHIFT	INSTRUCTIONS
-------	--------------

FIXED SHIFTS

FFFEE	G	Mnemonic	Name	Timing
00102		LS1	Left Shift One	1
00103		LS2	Left Shift Two	1
00110		LS3	Left Shift Three	1
00111		LS6	Left Shift Six	1
00114		RS1	Right Shift One	1
00115		RS2	Right Shift Two	1

Shift A right or left the number of bit positions specified. Control continues at (r) (P) + 1. All left shifts are circular; a bit shifted out of the highest-order bit position is shifted into bit position 00. All right shifts are end-off shifts: for each bit position shifted, the sign is extended, and the bit in position 00 is discarded.

The next instruction is obtained from location (r) (P) + 1.

NOTES:

- LS3 and LS6 instructions always operate on the lower
 bits of the A register. The highest-order bit of A is unchanged. In this case, the shift is always a circular,
 12-bit, end-around shift.
- 2. The remaining shift instructions operate on either 12 or 13 bits depending on the mode of operation.

MULTIPLY BY 10

FFFEE	G	Mnemonic	Name	Timing
00112		мит	Multiply A by 10	1
		10 ₁₀ (A)	>A	
		(P) + 1	→P	

Multiply the contents of A by 10_{10} . The resultant is reduced modulo $2^{12}-1$ and placed in A at the completion of the instruction. For the range of numbers -314_8 to $+314_8$, the arithmetic resultant is algebraically correct since no reduction modulo $2^{12}-1$ takes place. Control continues at location (r) (P) + 1.

G02000b

MULTIPLY BY 100

FFFEE	G	Mnemonic	Name	Timing
00113		мин	Multiply A by ¹⁰⁰ 10	1
		100 ₁₀ (A) -		
		(P) + 1	→P	

Multiply the contents of A by 100_{10} . The resultant is reduced to modulo $2^{12}-1$ and placed in A at the completion of the instruction. For the range of numbers -24_8 to $+24_8$, the resultant is algebraically correct. Control continues at location (r) (P) + 1.

NOTE: When MUT and MUH instructions are performed in the G mode, bit 12 is always set to 0 as a result of the operation.

VARIABLE SHIFTS

FFFEE	G	Mnemonic	Name	Timing
113YY		ARS	A Right Shift	See Note 1
117YY		ALS	A Left Shift	
123YY		QRS	Q Right Shift	
127YY		QLS	Q Left Shift	
133YY		LRS	AQ Right Shift	
137YY		LLS	AQ Left Shift	

Shift A, Q, or AQ left or right the number of bit positions specified by YY in the E portion of the instructions. Control continues at (r) (P) + 1. All left shifts are circular; a bit shifted out of the highestorder bit position is shifted into bit position 00. All right shifts are end-off shifts; for each bit position shifted, the sign bit is extended, and the bit in position 00 is discarded.

NOTES:

- Timing is dependent on the number of shifts involved.
 If n ≤ 7, shift time is equal to one memory cycle, where n = number of shifts. If n > 7, shift time = 1 + n-7.
- 2. The shifts always operate on 13-bit registers regardless of the mode of operation.

STORAGE BANK CONTROL INSTRUCTIONS

This group of instructions is used to set bank assignments in the storage bank control registers. After execution of these instructions, the memory references for data, program, and index registers are in the assigned memory bank. Note that when the relative bank control register is changed, a jump, or transfer of program control is performed.

FFFEE	G	Mnemonic	Name	<u>Timing</u>
0001×		SRJ	Set Relative Bank Control and Jump	1
0002×		SIC	Set Indirect Bank Control	1
0003×		IRJ	Set Indirect and Relative Bank Controls and Jump	1

G02000b

FFFEE	G	Mnemonic	Name	Timing
0004×		SDC	Set Direct Bank Control	1
0005×		DRJ	Set Direct and Relative Bank Controls and Jump	1
0006×		SID	Set Indirect and Direct Bank Controls	1
0007×		ACJ	Set Direct, Indirect, and Relative Bank Controls and Jump	1
0014×		SBU	Set Buffer Bank Control	1

Set the specified storage bank control or controls to reference bank X. X is any number, 0 through 7. For instructions SIC, SDC, SID, and SBU, control continues at (r) (P) + 1. The remaining instructions of this group (SRJ, IRJ, DRJ, and ACJ) can be used to transfer program control between storage banks. It is the act of setting the relative bank control (r) which alters the bank from which the next program instruction is taken. Whenever an instruction is given which sets (r), the next program instruction is taken. Whenever an instruction is given which sets (r), the next program instruction is taken from the new (r) at the address specified by the contents of the A register. Not only may (r) be set by itself, but combinations of memory bank controls may be set at the same time. The contents of A is not changed when storage bank control instructions are executed.

FFFEE	G	Mnemonic	Name	Timing	
10103	****	RCJP	AQ to Bank Controls and Jump		2

G02000b

 $A_{10-6} \stackrel{\neg}{} (b)$ $A_{4-0} \stackrel{\neg}{} (d)$ $Q_{10-6} \stackrel{\neg}{} (i)$ $Q_{4-0} \stackrel{\neg}{} (r)$ $\times \times \times \times \stackrel{\neg}{} P$

Transfer the contents of AQ to the storage bank controls in the bit positions shown. Control continues at $(r) \times \times \times \times$.

NOTES:

- 1. The order of bits in the AQ register is the same as obtained from the CTA instruction.
- 2. The jump, after completing this instruction, is to the location XXXXX in the relative bank as set by the RCJP instruction.

FFFEE	G	Mnemonic	Name	Timing
1001Ƴ	000ZZ	BBCY	Set Buffer Bank Control, Channel N	2
143ZZ	×××××	SRJP	Set Relative Bank Control-Entire Memory and Jump	2
147ZZ	****	DRJP	Set Direct and Relative Bank Control Entire Memory and Jump	2
153ZZ		SDCG	Set Direct Bank Control Entire Memory	1
157ZZ		SICG	Set Indirect Bank Control Entire Memory	1

Set the specified storage bank control or controls to reference bank ZZ. For instructions BBCY, SDCG, and SICG, control continues at the next instruction. For instructions SRJP and DRJP, control is changed to bank ZZ, and program control continues at address XXXX in that bank. For a BBCY instruction, the bank control of Channel Y is set to bank ZZ. Y is any number, 1 through 7.

NOTES:

 Setting buffer bank controls, by a BBCY or a SBU instruction, may take place while the buffer is in operation with a resulting change of the source or destination of buffered information. Normally, the programmer should insure that the buffer is not busy before giving this instruction.

2

2. The following examples illustrate GASS coding of these instructions:

BBC5, 4	Set buffer data channel 5 to input or output from storage bank 4.
SRJP,6 FOO	Transfer control to location FOO in storage bank 6.
SRJP LOOP	Transfer control to location LOOP. The bank setting value is provided by GASS.
SIC,2	Set indirect bank control to

reference storage bank 2.

INPUT/OUTPUT INSTRUCTIONS

CLEAR BUFFER CONTROLS

FFFEE	G	Mnemonic	Name	Timing
00104		CBC	Clear Buffer Controls	1

G02000b

FFFEE	G	Mnemonic	Name	Timing
1017Y		CBCY	Clear Buffer Con- trols, Channel Y	1

Stop all buffer operations in progress and clear the buffer controls. This instruction does not clear the BER, BXR, or BFR, but it stops any buffer operation in progress. If an I/O operation is stopped when some piece of unit record equipment (such as a magnetic tape unit or punched card reader) is in operation, the buffer disconnects from the equipment; but the peripheral equipment continues to the end of the unit record. The remaining data is not processed by the computer. A buffer complete signal (interrupt 20) (internal interrupts 100, 120, 140, etc.) is not generated when the CBC or CBCY instruction is executed.

NOTES:

- Y can be any number, 2 through 7, for the CBCY instruction.
- 2. The instruction immediately following CECY should not depend on the buffer busy signal from the 171G.
- 3. The next four instructions following CBCY should be programmed to expect the busy signal when they are executed for the first time.

CLEAR INTERRUPT LOCKOUT

FFFEE	G	Mnemonic	Name	Timing
00120		CIL	Clear Interrupt Lockout	1
1012Y		CILY	Clear Interrupt Lockout, Channel N	1

Clear the interrupt lockout and allow any waiting interrupts to function. When a CIL or CILY instruction is executed, interrupt lockout is not cleared until the instruction following the CIL or CILY has been executed.

SET INTERRUPT LOCKOUT

FFFEE	G	Mnemonic	Name	Timing
1014Ƴ		SILY	Set Interrupt Loc out, Channel Y	ck- 1

Set interrupt lockout on the buffer data channel specified by Y in the E portion of the instruction. When a SILY instruction is executed, interrupt lockout is not set until the instruction following the SILY has been executed. Interrupt lockout may also be set by one of the following conditions:

- 1. Execution of an interrupt
- 2. Execution of an EXF instruction
- 3. Execution of an EXC instruction
- 4. Execution of an EXCY instruction

At the completion of a SILY instruction, control continues at (r) (P)+1.

NOTES:

 Interrupt lockouts exist on two levels. A master lockout which is called lockout 0 and individual buffer channel lockouts which are called lockouts 1 through 7. Lockout 0 prevents the processing of any further interrupts by the computer. Setting one of the other lockouts (1 through 7) prevents any further interrupt processing by the computer from that data channel, but an interrupt may occur from a different data channel.

- 2. Setting lockout 0 by SILY, or clearing lockout 0 by CIL or CILY does not affect the status of the lower-level lockouts.
- 3. When in the A mode, CIL also releases lockout 1, which applies to the internal buffer data channel.
- 4. The value of Y may be any number from 0 through 7. CIL0 or SIL0 clears and sets the master interrupt lockout. The rest of the instructions clears and sets the lowerlevel buffer data channel interrupt lockouts.

INITIATE BUFFER INPUT

FFFEE	G	Mnemonic	Name	Timing
07200	×××××	IBI	Initiate Buffer Input	1 (no jump) 2 (jump)
1006Ƴ	****	IBIY	Initiate Buffer Input Channel Y	1 (no jump) 2 (jump)

If buffer is busy XXXXX ----> P

If buffer is not busy, $(P) + 2 \longrightarrow P$

Start input buffering operation. When complete, generate a buffer complete interrupt for the designated buffer.

The IBI instruction initiates an input buffer on the buffered I/O channel. Prior to an IBI instruction, however, the external device must be selected and BER, BXR, and the buffer storage bank control (b) must be set. If the buffer is in operation, no buffering action is taken, and control continues at (r) $\times \times \times \times \times$. If the buffer is not in operation, the buffering operation is started, and control continues immediately at location (r) (P) + 2. When the buffer operation terminates, a buffer complete interrupt signal appears on interrupt line 20, 100, 120, 140, 160, 200, or 220 depending on the designated buffer.

NOTE: If the input device is a unit record device (such as card reader or magnetic tape) it is possible

to specify buffer input which requires more information than is available on the input record. In this case, the device sends an input disconnect after the last word of information is received from the unit record. This signal causes the input buffer instruction to be terminated. The number contained in the buffer entry register, on completion of input, is the LWA + 1 of the information actually received from the unit record device.

INITIATE BUFFER OUTPUT

FFFEE	G	Mnemonic	Name	Timing	
07300	****	IBO	Initiate Buffer Output	1 (no jump) 2 (jump)	
1007Y	****	IBOY	Initiate Buffer	1 (no jump) 2 (jump)	
	If buffer is busy, XXXXX>P				

If buffer is not busy, $(P) + 2 \longrightarrow P$

Start output buffering operation and when complete, generate a buffer complete interrupt for the designated buffer.

The IBO instruction initiates an output buffer operation on the buffered I/O channel. Prior to an IBO instruction, the external device must be selected; and BER, BXR, and the buffer storage bank control (b) must be set. If the buffer is in operation, no buffer action is taken, and control continues at location (r) $\times\times\times\times\times$. If the buffer is not in operation, the buffering operation is started, and control immediately continues at location (r) (P) + 2. When the buffer operation terminates, an interrupt signal appears on interrupt line 20, 100, 120, 140, 160, 200, or 220 depending on the buffer (1 through 7) which terminates

NOTE: If instruction IBI, IBO, IBIY, or IBOY occurs and no external device has been selected, the computer continues in operation; but the buffer is placed in an indefinite busy status, and no input or output operation takes place. This busy status may be removed by the instruction CBC or by a master clear from the Console.

NORMAL INPUT AND OUTPUT

FFFEE	G	Mnemonic	Name	<u>Timing</u>
072××	YYYYY	INP	Normal Input	3+N*
073××	YYYYY	OUT	Normal Output	3+N*

((r) (P) + $000 \times \times$) = FWA of the input or output area.

YYYYY = the LWA + 1 of the input or output area.

Perform a read or write operation with the previously selected external device. The I/O area is defined as follows:

- The FWA of the I/O area is found XX locations forward in the relative memory bank (r). This location (r) (P) + 000XX, specifies a FWA in the indirect memory bank (i).
- 2. The LWA + 1 of the I/O area is location YYYYY in the indirect memory bank (i) YYYYY.

If the external device has been properly selected, the input or output operation takes place; and, at its completion, control continues at (r) (P) + 2. If no external device has been properly selected, the computer is indefinitely delayed, and the operation mode (INP, OUT) is displayed on the COMPUTER STATUS indicator.

Instructions, INP and OUT, which are used to transfer data on the normal I/O channel, are not buffered. The computer waits while the input or output operation is in progress, and the next instruction is not executed until the I/O operation is completed. The contents of A at the completion of an INP or OUT instruction indicates the LWA + 1 actually referenced during the input or output operation. Although the FWA and LWA of the I/O area are found in the relative memory bank (r), they actually specify locations in the indirect memory bank (i).

^{*}The speed of these instructions varies with the speed of the external equipment. N equals the number of words transferred.

The E portion of INP and OUT instructions cannot be equal to zero, because the operation codes would be interpreted as IBI and IBO instructions, respectively.

NOTES:

- When the internal buffer data channel is not in use, the equipment that is physically attached to the internal buffer data channel is available to the programmer, as if it were on the normal channel. The two channels are logically combined into one normal channel when the buffer is not busy. The programmer may use normal channel instructions to operate equipment on the internal buffer.
- 2. Issuing normal channel instructions to equipment on the buffer data channel, while the internal buffer is busy, results in a delay of the program until the buffer channel is not busy.
- 3. The following is an example of input instructions to read 1000_8 words into location 01750 to 02747 of the indirect bank.

Location	FFFEE	Comments
(r)01000	INP03	Input instruction (FWA is in (r) 01003)
(r)01001	02750	LWA + 1 of area
(r)01002	NZF2	Unconditional jump (A) = 02050
(r)01003	01750	FWA of input area
(r)01004	Next instruct	tion

4. If the input device is a unit record device (such as cards or magnetic tape) it is possible to specify an input instruction which requires more information than

is available on the input record. In this case, the device sends an input disconnect after the last word of information is received from the unit record. This signal causes a word of zeros to be stored following the last word from the unit record and the input instruction to be terminated. The number contained in A, on completion of input, is then LWA + 2 of the information actually received from the unit record device.

5. On completion of a normal input or output, the A register contains the LWA + 1 of the information transmitted except as noted in note 4.

OUTPUT NO ADDRESS

FFFEE	G	Mnemonic	Name	Timing
074YY		OTN	Output No Address	1*

Write on the previously selected output device one word with zero in the seven higher-order bits and YY in the six lower-order bits. The output operation takes place on the normal I/O channel. At the completion of the output operation, control continues at location (r) (P) + 1. If an OTN instruction is given and no external device has been properly selected, the computer is indefinitely delayed.

A REGISTER I/O

<u>FFFEE</u>	G	Mnemonic	Name	Timing
07600		INA	Input to A	1*
07677		ΟΤΑ	Output from A	1*
1005Ƴ		INAY	Input to A, Channel Y	1*

^{*}Execution time varies with the speed of the external equipment being used.

Read or write by utilizing the previously selected external device, one word to or from A. The operation takes place on the normal I/O channel. On devices which transmit less than one full computer word at a time, the information is transmitted to and from the lower-order portion of A. At the completion of the operation, control continues at location (r) (P) + 1. If an INA, OTA, or INAY instruction is executed and no external device has been properly selected, the computer is indefinitely delayed.

NOTES:

- 1. Y for the INAY instruction must be a number from 2 through 7.
- 2. INA or INAY is normally used for input of a status response from an external control unit. It may be used for normal input of information, one word at a time, from a device which allows a slower input rate than is provided by the buffer or normal I/O instruction.

COMPUTER-TO-COMPUTER INTERRUPT

<u>FFFEE</u>	G	Mnemonic	Name	Timing
10102		CTCI	Computer-to- Computer Interrupt	1

The CTCI instruction causes an interrupt signal to be placed on the common computer-to-computer interrupt line (interrupt 240).

At the completion of CTCI instruction, which does not cause control to be transferred, control continues in the relative bank at the location specified by (P) + 1.

NOTES:

1. The computer-to-computer interrupt line is a common line which interrupts all computers tied to it, including the computer issuing the interrupt. Thus the program must make provision in the process of issuing the CTCI to allow for this interrupt. 2. Normal programs, using this instruction, make provisions for storing data in common memory concerning the action required on the occurrence of the interrupt, as well as who issued the interrupt, and who is to respond.

SPECIAL INSTRUCTIONS

NO OPERATION

FFFEE	G	<u>Mnemonic</u>	Name	Timing
0000×		NOP	No Operation	1
1000×		NOPG	No Operation	1

When a NOP or NOPG instruction is executed, the computer does not perform any function but passes on to the next instruction at location (r) (P) + 1. X is a number 1 through 7.

MODE SETTINGS

FFFEE	G	Mnemonic	Name	Timing
10100		AMOD	Select A Mode	1
10101		GMOD	Select G Mode	1

These instructions are used to condition the computer for their respective modes of operation.

In the A mode of operation, all arithmetic is performed modulo $2^{12}-1$, including the advancement of the P register. Addresses are formed as 12-bit numbers. The additional bits, to form the 17-bit storage address, are provided by the 5-bit storage bank controls.

In the G mode of operation, all arithmetic is performed modulo $2^{13}-1$, including the advancement of the P register. Addresses are formed as 13-bit numbers. The upper four bits of the storage bank controls provide the additional bits to form the 17-bit storage address.

NOTES:

- 1. All data read from storage is 13-bit. It is possible to read and interpret all instructions in the 160G repertoire even though the computer is operating in the A mode (12-bit arithmetic).
- 2. The 160G computer is provided with the A mode of operation to provide program compatibility with the 160-A.
- 3. All arithmetic is 12- or 13-bit, depending on the mode of operation. However, in the A mode, addition, subtraction, addressing, and logical operations are 12-bit; in the G mode these operations are 13-bit.
- 4. There are some instructions in the 160G repertoire which are always 12-bit, regardless of mode of operation. These instructions are the LS3, LS6, MUT, and MUH instructions. The LS3 and LS6 instructions leave bit 12 (the highest-order bit) unchanged in the G mode of operation. The 12-bit shift is end-around.
- 5. There are some instructions that are 13-bit regardless of mode of operation. These instructions are the multiply, divide, and variable shifts.
- 6. In the A mode (12-bit arithmetic) the value of the highestorder bit (bit 12) is considered as undefined. When operating in the G mode (13-bit) on a quantity which was generated in the A mode (12-bit), the correct sign of the quantity can be guaranteed by doing a LS1 - RS1 sequence of instructions.
- 7. When switching from one mode to another, the action on the P register is also changed. The following actions occur in the 160G to guarantee that program control continues correctly after a switch in modes. In switching from G to A mode, bit 12 of the P register replaces bit 00 of the relative bank control register. In switching from A to G mode, bit 00 of the relative storage bank control register replaces bit 12 of the P register.

- 8. The mode should not be switched when the program is at location 07776, 07777, 17776, or 17777 of any bank. The incrementing of the P register (P + 1) is done in the mode prior to the mode switch. An incorrect next address would be formed as a result. For example, when switching from A to G mode with the instruction at 07776, the next instruction would be 00000 instead of 07777.
- 9. In the A mode, it is possible to obtain 13-bit information from the memory and to store 13-bit information in memory, as long as no arithmetic or logical operation is performed between the load and store.
- As a result of any arithmetic or logical operation, bit 12 (the highest-order bit) is always set to 0.

FFFEE	G	Mnemonic	Name	Timing
00130		СТА	Bank Controls to A	1
	(ь) ——>	•A _{11-9*}		
	(d)——>	►A ₈₋₆		
	(i)>	-A ₅₋₃		
	(r)>	A ₂₋₀		

BANK CONTROLS TO A

(P) + 1→>P

^{*}Subscripts indicate bit positions in the specified register.

Transfer the contents of the four storage bank controls to the A register as octal digits which occupy the preceding A register bit positions. Control continues at (r) (P) + 1. The storage bank controls are not changed by the execution of a CTA instruction.

BANK CONTROLS TO AQ

<u>FFFEE</u>	G	Mnemonic	Name	Timing
10130		CTAQ	Bank Controls to AQ	1
(ь)—	→ ^A 10-6			
(d)	→^ ₄₋₀			
(1)	→ ¤ ₁₀₋₆			
(r)——	→ Q ₄₋₀			
(P) +	1→₽			

Transfer the contents of the four storage bank controls to AQ in the bit positions shown. Control continues at (r) (P) + 1. The storage bank controls are not changed by execution of a CTAQ instruction.

NOTES:

- 1. CTA provides only the lower three bits of each bank setting. The instruction is provided for compatibility with the 160-A.
- 2. No instructions are provided to read the setting of the external buffer bank controls. If the programmer requires the information, there should be provision in the program for the storage of the current setting of the external buffer bank controls.

EXCHANGE A AND Q

FFFEE	G	Mnemonic	Name	Timing
10104		XAQ	Interchange A and Q	1

 $(A) \longrightarrow Q, (Q) \longrightarrow A$

The contents of the A and Q registers are interchanged.

SET BUFFER ENTRANCE REGISTER

<u>FFFEE</u>	G	Mnemonic	Name	Timing
00105	****	ATE	A to BER	1 (no jump) 2 (jump)
1002Ƴ	****	ATEY	A to BER, Channel Y	1 (no jump) 2 (jump)

If the buffer is busy, $\times \times \times \times \to \square$

If the buffer is not busy, (A) \longrightarrow BER (P) + 2 \longrightarrow P

Transfer the contents of A to the designated BER. Control continues at (r) (P) + 2. If the buffer is in operation when an ATE or ATEY instruction is executed, A is not transferred, and control continues at $(r) \times \times \times \times$.

NOTES:

1. Y has any value, 2 through 7.

- 2. ATE is used to set the internal buffer entrance register; ATEY is used to set the external buffer entrance register.
- 3. The following examples illustrate GASS coding of these instructions:

ATE * Set internal buffer; exit to this instruction if BFR is busy.

ATE3 STRT Set external buffer data channel 3; exit to STRT if BFR is busy.

SET BUFFER EXIT REGISTER

FFFEE	G	Mnemonic	Name	Timing
00106	****	ATX	A to BXR	1 (no jump) 2 (jump)
1003Ƴ	****	ATXY	A to BXR Channel Y	1 (no jump) 2 (jump)
		• • • • • • • • • • • • • • • • • • • •		

If the buffer is busy, $X \times X \times X \longrightarrow P$

If the buffer is not busy, (A) \longrightarrow BXR (P) + 2 \longrightarrow P

Transfer the contents of A to the designated BXR. Control continues at (r) (P) + 2. If the buffer is in operation when an ATX or ATXY instruction is executed, A is not transferred, and control continues at (r) $\times\times\times\times\times$.

NOTES:

- 1. Y has any value, 2 through 7.
- 2. ATX is used to set the internal buffer exit register; ATXY is used to set the external buffer exit register.
- 3. The following examples illustrate GASS coding of these instructions.

ATX BEG	Set internal buffer exit register. If buffer is busy, go to BEG.
ATX5 *	Set external buffer exit register, channel 5. If buffer is busy, go to this instruction and try again.

BER TO A REGISTER

FFFEE	G	Mnemonic	Name	Timing
00107		ETA	BER to A	1
1004Ƴ		ETAY	BER, Channel Y, to A	1/*
		(BER)	A	
		(P) + 1	₽	

Transfer the contents of the designated BER to A. This instruction may be executed at any time, even while the buffer is in operation. Control continues at (r) (P) + 1.

NOTES:

- 1. Y has any value, 2 through 7.
- 2. This instruction allows the programmer to examine the progress of the buffering operation, since the BER is increased by one for each word of data buffered.
- 3. ETA is used to examine the progress of the internal buffer; ETAY is used to examine the progress of the external buffers.

^{*}Maximum execution time varies depending on length of cables between Compute Modules and I/O Module.

STORE P REGISTER

FFFEE	G	Mnemonic	Name	Timing
0015×		STP	Store P at location 5X	2
		(₽) > (d) 0005×	
		(P) + 1	P	

Transfer the contents of P to storage location (d)0005X, where X is any octal digit. Control continues at location (r) (P) + 1. This instruction allows the contents of P, which contains the address of the STP instruction, to be stored in the direct storage bank at any location 00050 through 00057.

NOTE: The following examples illustrate the GASS coding for this instruction.

STP	3	Store	the	contents	of	Ρ	at	53 ₈ .
-----	---	-------	-----	----------	----	---	----	-------------------

STP 5 Store the contents of P at 55₈.

STORE AND RESET BER

<u>FFFEE</u>	G	Mnemonic	Name	<u>Timing</u>
0016×		STE	Store BER at location 6X and transfer A to BE	3 ER

(BER)--->(d) 0006×

(A) → BER

(P) + 1→P

Transfer the contents of the internal buffer BER to storage location (d) 0006X, where X is any octal digit, and transfer the contents of A to the BER. A is unchanged by this instruction. Control continues at location (r) (P) + 1. This instruction allows the contents of the BER to be exchanged whenever desired, even while the buffer is in operation.

NOTES:

- 1. This instruction is provided to allow the programmer complete control of the internal buffer and to process a continuous stream of input data. By examining the BER, the program can establish that the buffering operation is in the change-over area. The STE instruction then allows the program to initiate the buffering operation to a new input area and also determines where the old input area was terminated.
- 2. The following example illustrates the GASS coding for this instruction:

STE,5 Store BER internal buffer at 658 and set new starting value from A register.

BLOCK STORE

FFFEE	G	Mnemonic	Name	Timing
00100	****	BLS	Block Store	1 + n (no jump) 2 (jump)

If the buffer is busy, $X \times X \times X \longrightarrow P$

If the buffer is not busy,	(A) → BFR
	(₽) + 2 > ₽
Start the cycle:	(BFR)>(b) (BER)
	(BER) + 1→BER

If $(BER) \neq (BXR)$, repeat cycle

If (BER) = (BXR), terminate buffer operation.

BLS stores the number contained in the A register at each location in a block of memory as defined by the internal buffer. Prior to executing a BLS instruction, the programmer must see that the FWA of the area to be set is placed in BER, the LWA + 1 of the area to be set is placed in BXR. (b) is then set to reference the storage bank that is to be set. The value to which the area is to be set is placed in A; then the BLS instruction is given. If at the time a BLS instruction is given the buffer is in operation, program control is transferred to $(r) \times \times \times \times$. If the buffer is not in operation when the BLS instruction is given, the store operation takes place, and control continues at (r) (P) + 2.

The buffer storage bank control (b) may be set at any time prior to starting the BLS instruction. Because of the need to refer constantly to memory for the store operation, the next instruction is not executed until the BLS instruction is completed. The total execution time for the BLS operation is 1 + n cycles, where n is the number of locations to be set plus one.

MEMORY-TO-MEMORY TRANSFER

FFFEE	G	<u>Mnemonic</u>	Name	Timing
1016Y	****	МТМҮ	Memory to Memory Channel Y	(no jump)1 (jump) 2

If buffer, Channel Y, is busy, $X \times X \times \longrightarrow P$

If buffer is not busy, initiate buffer channels Y and Y' for data transfer.

The MTMY instruction is used to move blocks of information from one portion of memory to another. The transmitting and receiving areas may be in the same or different memory banks. The transmission of data occurs within an I/O Module, over a pair of buffer data channels. An I/O Module has a pair of buffer data channels, designated Y and Y'. The channels have been arbitrarily assigned odd and even numbers,

G02000b

2 through 7. The first I/O Module has 2 assigned to buffer data channel Y; 3 is assigned to channel Y'. Channel Y, in the second I/O Module, is assigned to 4, and so forth.

The MTMY instruction sets up a cross-connection between a pair of external buffer data channels (channels Y and Y'). The transmission of data is initiated by an IBOY instruction. This instruction initiates an output on the even-numbered data channel (channel Y). The data is transmitted from memory, via channel Y, to the I/O Module where the cross-connection is made and the data is transmitted back to memory via channel Y'. A buffer termination interrupt occurs on channel Y at the completion of the memory-to-memory transfer operation.

Prior to issuing the MTMY and IBOY instructions, the program must set the channel Y (even-numbered channel) buffer bank control, BER, and BXR to define the data to be transmitted. The program must also set the channel Y¹ (odd-numbered channel) buffer bank control and BER to define the receiving area for the data. The two instructions, MTMY (to set up the cross-connection), and IBOY (to initiate output) are then given and the transmission of data proceeds one word at a time until (BER) = (BXR) on channel Y. If channel Y or Y¹ is in operation when the MTMY instruction is given, the program control jumps to (r) XXXXX. The buffering operating takes place independently of the Computer Module. It is possible to have three memoryto-memory transfers occurring at the same time.

HALF WRITE

FFFEE	G	Mnemonic	Name	<u>Timing</u>
076××		нт	Half Write Indirect	3/2
167ZZ	****	HW	Half Write Entire Memory	3/2

 $(A) \xrightarrow{Operand} E$

Transfer the E portion of the A register (lower six bits) to the E portion of the operand. The contents of the A register and the F portion of the operand are not changed. The E portion of the HWI instruction makes an initial reference to the direct bank ((d) $000 \times \times$). This address contains the address of the operand in the indirect bank. For the HW instruction, ZZ specifies the bank and $\times \times \times \times$ the address of the operand within that bank. At the completion of these instructions, control continues as described in the section on addressing modes.

NOTE: For an HWI instruction the E portion must not equal 00 or 77 because the instruction would then be translated as INA or OTA, respectively.

ERROR REGISTER TO A

FFFEE	G	Mnemonic	Name	<u>Timing</u>
10105		ERTA	Error Register to A	1

The execution of the ERTA instruction causes the contents of the error register to be displayed in the A register. The error register displays parity errors over the buffer data channels and overflow conditions which arise during arithmetic processes. At the completion of the ERTA instruction, control continues at (r) (P) + 1.

The error register contains error conditions indicated by a 1 in the specified bit position. The bit positions in the register and the conditions indicated by them are as follows:

Bit Positions in A	Condition
12 and 11	Add or subtract overflow
10	Computer parity error
7	Storage parity error, buffer data channel 7

G02000c

Bit Positions in A	Condition
6	Storage parity error, buffer data channel 6
5	Storage parity error, buffer data channel 5
4	Storage parity error, buffer data channel 4
3	Storage parity error, buffer data channel 3
2	Storage parity error, buffer data channel 2
1	Storage parity error, internal buffer data channel
0	Divide overflow, or divide by zero

Add or subtract overflows are sensed by an illegal sign change in an add or subtract operation. An illegal sign change is to add two positive quantities and get a negative result or add two negative quantities and get a positive result. The arithmetic error bits (12, 11, and 0) and the computer parity error bit (10) are set to zero at the completion of an ERTA instruction. When the error bits are set, they remain set until an ERTA instruction is given. The buffer data channel storage parity error bits are set to zero by initiation of the next I/O operation for that channel, by a clear buffer controls (CBC or CBCY) instruction or by a master clear.

.

G02000b

TRANSFER P TO A

FFFEE	G	Mnemonic	Name	Timing
00101		PTA	Transfer P to A	1 .
		(P)		
		(P) + 1>	P	

Transfer the contents of P to A. Control continues at (r) (P) + 1. At the time PTA is executed, P contains the address of the PTA instruction.

UNCONDITIONAL JUMPS

INDIRECT JUMPS

FFFEE	G	Mnemonic	Name	Timing
070××		JPI	Jump Indirect	2/1.5
10106	×××××	JPIB	Jump Indirect Entire Bank	3/2.5

 $((d) 000 \times X) \longrightarrow P \text{ or } ((d) \times X \times X) \longrightarrow P$

The E or G portions of the preceding instructions refer to a location in the direct bank. This location in the direct bank contains the jump address. Control is transferred to the relative bank at the location specified.

Example:	<u>Location</u>	E	<u>E</u>	G	Comments
	(d)00005	012	34		
	(d)13052	056	71		
	(r)01000	070	05		JPI transfer control to (r)01234
	(r)02000	101	06	13052	JPIB transfer control to (r)05671

••

JUMP FORWARD INDIRECT

FFFEE	G	Mnemonic	Name	Timing
071××		JFI	Jump Forward Indirect	2

((r) (P) + 000××) → P

Transfer program control to the address in (r) specified by the contents of the storage location XX positions following the JFI instruction. The E portion of the JFI instruction cannot be equal to zero because the operation code would be interpreted as a JPR instruction.

Example:	Location	FFFEE	Comments
	(r)01000	07103	Transfer control to 03517.
	(r)01003	03517	
JUMP REL	ATIVE IN	DIRECT	
FFFEE	G	Mnemonic	Name Timing

10107	****	JRIB	Jump Relative Indirect Entire Bank	3

JRIB is an unconditional jump. The jump address is obtained from the relative bank at (P) + $\times \times \times \times \times$. Control is then transferred to the location specified by the jump address.

Example:	Location	FFFEE	G	Comments
	(r)00750	12345		Address of next instruction
	(r)01000	10107		
	(r)01001		17747	G portion = -30

Execution of the JRIB instruction at (r)01000 specifies the jump address at (r)01000 - (r)00030 or (r)00750. The jump address in (r)00750 specifies that the next instruction is to come from (r)12345.

UNCONDITIONAL JUMP

FFFEE	G	Mnemonic	Name	Timing
10114	****	UJRB	Uncondition Jump Relati∨e Entire Bank	2

The UJRB instruction is an unconditional jump. Control is transferred, in the relative bank, to (P) + XXXXX.

RETURN JUMPS

FFFEE	G	Mnemonic	Name	Timing
07100	×××××	JPR	Return Jump	3
		$(P) + 2 \longrightarrow (r) \times \times \times \times$		
		$\times \times \times \times \times + 1 \longrightarrow F$	5	

The contents of P is increased by 2 to give the address needed to return to the main program following the JPR instruction. This address is transferred to location $(r) \times \times \times \times$. Program control is then transferred to location $(r) \times \times \times \times \times + 1$. This instruction does not change relative banks.

FFFEE	G	Mnemonic	Name	Timing
103ZZ	****	JPRG	Return Jump Entire Memory	4

JPRG is a return jump instruction which allows a transfer across memory banks and provides sufficient information for the program to return. The JPRG instruction occurs at (r) (P). The instruction stores (r) as the lower six bits of location XXXXX in bank ZZ. It then stores (P) + 2 at location XXXXX + 1 in bank ZZ. The relative bank control is then set to ZZ, and the program continues at XXXXX + 2 in bank ZZ. Normally, a program contains an SRJP (set relative bank control and jump) instruction at location XXXXX which is used as the return to the main program.

Example:	Main	Program	
Location	FFFEE	G	Comments
(0)0010	D JPRG04		04 specifies the bank where the subroutine is located (bank 4)
(0)0010	1	01000	01000 is the address of the first instruction in the subroutine
(0)0010	2 Next instr	uction	
	Su	broutine	
Location	FFFEE	G	Comments
(4)0100	0 SRJP00		Reset relative bank controls and jump back to main program
(4)0100	1	00102	Return address in main program
(4)0100	2		First instruction of subroutine
(4)0110	0 JF101		Jump back to
(4)0110	1	01000	(4)01000 at the end of the subroutine

SENSE JUMPS

CONDITIONAL JUMPS

FFFEE	G	<u>Mnemonic</u>	Name	Timing
060××		ZJF	Zero Jump Forward	1
061XX		NZF	Non-Zero Jump Forward	1
062××		PJF	Positive Jump Forward	1
063××		NJF	Negative Jump Forward	1
064××		ZJB	Zero Jump Backward	1
065××		NZB	Non-Zero Jump Backward	1
066××		PJB	Positive Jump Backward	1
067××		NJB	Negative Jump Backward	1
10110	****	ZJRB	Zero Jump Relati∨e Entire Bank	1 (no jump) 2 (jump)
10111	×××××	NZRB	Non-Zero Jump Relative Entire Bank	1 (no jump) 2 (jump)
10112	****	PJRB	Positi∨e Jump Relati∨e Entire Bank	1 (no jump) 2 (jump)

FFFEE	G	Mnemonic	Name	Timing
10113	****	NJRB	Negati∨e Jump Relati∨e Entire Bank	1 (no jump) 2 (jump)
104ZZ	×××××	ZJ	Zero Jump Entire Memory	1 (no jump) 2 (jump)
105ZZ	×××××	NZ	Non-Zero Jump Entire Memory	1 (no jump) 2 (jump)
106ZZ	XXXXX	PJ	Positive Jump Entire Memory	1 (no jump) 2 (jump)
107ZZ	****	NJ	Negative Jump Entire Memory	1 (no jump) 2 (jump)

The conditions for testing are as follows:

Zero	The contents of A is equal to 00000 (plus zero). Minus zero is not considered equivalent to plus zero to meet the zero jump condition.
Non-Zero	A contains any quantity other than 00000.
Positive	Sign bit of A is 0.
Negati∨e	Sign bit of A is 1.

If the condition tested is not met, control continues at (r) (P) + 1, for forward and backward jumps, and at (r) (P) + 2 for RB or EM jumps.

If the condition is met, a transfer of control is made as follows:

- 1. For jumps in the forward address mode (F), control is transferred, in the relative bank, to (P) + XX.
- 2. For jumps in the backward address mode (B), control is transferred, in the relative bank, to (P) XX.

- 3. For relative entire bank jumps (RB), a transfer of control is made, in the relative bank, to (P) + XXXXX.
- 4. For entire memory jumps a transfer of control is made to location XXXXX in bank ZZ. The relative bank control is set to ZZ.

BIT-BY-BIT JUMP

FFFEE	G	Mnemonic	Name	Timing
10115	×××××	BITJ	Bit-by-Bit Jump	2

If the contents of A is zero, control is transferred to location $\times\times\times\times\times$ in the relative bank. If more than one bit of the accumulator is a one, control is continued at ((r) (P) + 2). If only one bit of the accumulator is a one, control is transferred to the address in (r) specified by the content of one of the 13₁₀ storage locations from (r) (P) + 3 to (r) (P) + 178. The transfer to the address specified by (P) + 3 is made if bit 0 of the A register is a 1; a transfer to address specified by (P) + 4 is made of bit 1 if the A register is a 1, etc.

Example:

The BITJ instruction is a 15-way jump depending on the number contained in the A register. The following program, starting at location 1000, shows its usage.

Location	FFFEE	G	Comments
(r)01000	10115		BITJ instruction
(r)01001		02000	Transfer program control to 2000 if no bits are in the A register.
(r)01002	02010		Transfer program control to 2010 if more than one bit is in the A register.

G02000c

Location	FFFEE	G	Comments
(r)01003	02020		Transfer program control to 2020 if bit 0 of the A register is a 1.
(r)01004	02040		Transfer program control to 2040 if bit 1 in the A register is a 1.
(r)01005	02060		Transfer program control to 2060 if bit 2 in the A register is a 1.
(r)01006	02100		Transfer program control to 2100 if bit 3 in the A register is a 1.

Only as many jump exits need to be written as there are bits to be tested since this is a 15-way branch instruction with no continuation.

LIMIT COMPARISON

FFFEE	G	Mnemonic	Name	Timing
173ZZ	×××××	HILO	High-Low Com- parison	4

This instruction contains two jump addresses, one located 2 positions after the HILO instruction, and the other located 3 positions after the HILO instruction. (The G portion of the instruction is located 1 position after the HILO instruction.) There are two constants located in bank ZZ at addresses $\times\times\times\times\times$ and $\times\times\times\times\times$ + 1. The instruction subtracts the contents of the accumulator from the first constant. If the result is negative, control is transferred to the first jump address. If the result of the subtraction is positive, the second constant is subtracted from the original contents of the accumulator. If the result of this subtraction is negative, control is transferred to the second constant of this subtraction is negative, control is transferred to the second constant of the second jump

address. If the result of this subtraction is positive, control continues at (P) + 4. In any case, the original contents of the accumulator is preserved. The contents of the Q register is changed during the execution of the instruction.

NOTE: The constants at XXXXX and XXXXX + 1, in bank ZZ, normally are taken as an upper and lower limit, respectively. The instruction takes the first jump exit if the number in A is greater than the upper limit. The second jump exit is taken if the number in A is less than the lower limit. If the number in A is between or equal to the two limits, the next instruction is taken from (r) (P) + 4.

Example:	Location	FFFEE	G	Comments
	(r)01000	17302		Compare limits at bank (2)01234 with bank (2)01235
	(r)01001		01234	
	(r)01002	****		Jump address if greater than high limit.
	(r)01003	YYYYY		Jump address if less than low limit.
	(r)01004	Next instructio	on .	

SELECTIVE STOP AND JUMP

FFFEE	<u>G</u>	Mnemonic	Name	Timing
0770Ƴ		SLS	Selecti∨e Stop	1
077Ƴ0	×××××	SLJ	Selecti∨e Jump	1 (no jump) 2 (jump)
077YY	×××××	SJS	Selective Stop and Jump	1 (no jump) 2 (jump)

The selective stop and jump instructions are controlled by six switches on the Console: SELECTIVE STOP switches 1, 2, and 4, and SELECTIVE JUMP switches 1, 2, and 4.

- SLS If the appropriate SELECTIVE STOP switch is set, stop. If the computer stops, computation may be resumed by depressing the START switch on the Console. Whether the computer stops or not, control continues at location (r) (P) + 1.
- SLJ If the appropriate SELECTIVE JUMP switch is set, jump to location $(r) \times \times \times \times \times$; otherwise, control continues at location (r) (P) + 2.
- SJS If the appropriate SELECTIVE JUMP switch is set, prepare to jump to location (r)XXXXX; otherwise, prepare to continue control at (r) (P) + 2. Then test the appropriate SELECTIVE STOP switch. If the appropriate SELECTIVE STOP switch is set, stop before executing the next instruction; control continues as selected by the SELECTIVE JUMP switches. If a stop occurs, computation may be resumed by depressing the START switch on the Console.

The values of Y and the switches they control are as follows:

- Y Test Switch
- 1 1
- 2 2
- 3 1 and 2. If either switch is set, a stop or jump is made as defined previously.
- 4 4
- 5 1 and 4. If either switch is set, a stop or jump is made as defined previously.
- 6. 4 and 2. If either switch is set, a stop or jump is made as defined previously.

Y Test Switch

7 1, 2, and 4. If any of them is set, a stop or jump is made as defined previously.

The three lower-order bits of the E portion of the instructions control the testing of the SELECTIVE STOP switches. The three higherorder bits of E control the testing of the SELECTIVE JUMP switches.

Any value of YY is legal, except 00 and 77, which are treated as halt instructions.

HALTS

<u>FFFEE</u>	6	Mnemonic	Name	Timing
00000		ERR	Error Stop	1
07700		HLT	Halt	1
07777		нст	Halt	1
10000		ERRG	Error Stop	1
177××		HLTG	Halt	1

Stop computation. When the START switch on the Console is depressed, control continues at (r) (P) + 1. When ERR or ERRG instruction is executed and the computer stops, the letters ERR are displayed in the COMPUTER STATUS indicator on the Console. There is no difference in the action of the three HLT instructions. The E portion of the HLTG instruction allows 64₈ distinguishable halts.

EXTERNAL FUNCTIONS

FFFEE	G	Mnemonic	Name	Timing
07500	0ZZZZ	EXC	External Function Constant	2*

*Execution time varies with the speed of the external equipment being used.

FFFEE	G	Mnemonic	Name	<u>Timing</u>
075××		EXF	External Function Forward	2*
1015Y	0ZZZZ	EXCY	External Function, Channel Y	2*

Transmit the 12-bit operand (0ZZZZ) to the external equipment. For the EXC or EXCY instruction, the operand (0ZZZZ) is obtained from the G portion of the instruction. For EXF, the operand is obtained from the location XX positions following the EXF instruction or from the location (r) (P) + XX.

At the completion of an external function instruction, A contains the external function code.

The operand (normally 12-bits) to be transmitted is known as an external function code. The external function instruction is used to select an external device to perform some specific function. With the exception of a status request code, an illegal selection causes the computer to be indefinitely delayed and to display SEL on the COMPUTER STATUS indicator. An example of an illegal selection is the attempt to select a magnetic tape unit when the magnetic tape unit is turned-off. The selection of a non-existent control unit also causes a delay.

Most external devices have a status request code. When such a code is given, a 12-bit status response code is sent to A by executing an INA or INAY instruction. By examining this response code, the computer determines whether further selection of the equipment is possible.

Only one device may be selected at any one time on each channel. Selection of any device automatically disconnects any other selected device. If a select signal is given and the channel is busy, the computer is delayed until the channel is free and a selection can be made. If a device is selected for some function and another select signal is made on the same device for some other function, the previous select signal is nullified.

*Execution time varies with the speed of the external equipment being used.

NOTE: The value of Y, for the EXCY instruction, is any number 2 through 7. External functions, for equipment on the internal buffer channel, are made by an EXC or EXF instruction.

ADDITIONAL OPERATION CODE TRANSLATIONS

To prevent an error stop in real-time applications, the 160G executes all possible operation codes, including those which have not been assigned to instructions in the repertoire. Each unused operation code is translated as one of the instructions in the 160G repertoire. The translations are as follows:

NOTE:	GASS contains	s no provision	to produce
these ope	eration codes.		

Unused	Mnemonic
Operation Code	<u>Translation</u>
00116	RS1
00117	RS2
0017×	SBU
102××	LPN
10116	JPIB
10117	JRIB
11200	LPC
112××	LPF
11600	SCC
116××	SCF
12200	LDC
122××	LDF
12600	LCC
126××	LCF
13200	ADC
132××	ADF
13600	SBC
136××	SBF
14200	STC
142××	STF
14600	SRC
146××	SRF
15200	RAC
$152 \times \times$	RAF
15600	AOC
156××	AOF
163××	HILO

•

G02000c

USE OF THE INSTRUCTIONS - PROGRAMMING

Included in the 160G systems is a software assembly program (GASS) that allows the programmer to assign meaningful names for the instructions. The assembly program (assembler) translates the mnemonic coding to the actual machine (numeric) codes. The following programs include both the octal numeric codes and the GASS mnemonic codes. The first two columns contain the numeric coding; the next three columns contain the GASS coding. The last three columns and the comments are the only portion that is actually compiled by the programmer. The programmer must have a thorough understanding of the 160G and GASS coding instructions before writing any GASS programs. A complete description of the GASS coding instructions may be found in Control Data publication G01676.

The following are several internal programming problems with solutions which illustrate various uses of the 160G instructions. Some of the problems can be programmed in more than one way; but the method chosen, although in some cases not the best, serves as an illustration.

One programming convention, occurring throughout the examples, is used in most utility and general purpose programs developed by Control Data: The locations 00070 through 00077 of bank zero are used for temporary or transient storage of data, counters, and so forth. These locations should be avoided for program table or constant storage.

Figures 2-1, 2-2, 2-3, and 2-5 are the printouts of the four sample programs. Figures 2-4 and 2-6 are flow diagrams for the programs in Figures 2-3 and 2-5, respectively.

PROBLEM - SET ALL STORAGE LOCATIONS FROM 00100 TO 17700 INCLUSIVE IN BANK2 EQUAL TO ZERO

.

	040100	ORG	40100B	START PROGRAM BANK 4 LOCATION 100
040100	02200	LDC	1008	FWA OF AREA TO A REGISTER
040111	01100		•	
040102	00105	ATE	*	A TO BER, IF BUFFER IS BUSY, WAIT
040103	00102			
040104	02200	LDC	177018	LWA+1 TO A
040105	17701			
040106	00106	ΔΤΧ	*	A TO BXR, IF BUFFER IS BUSY,WAIT
040107	00106			
04n110	00142	SRU,2		SET BUFFER BANK CONTROL TO 2
040111	00400	LDN	0	SET A=0
040112	00100	BLS	*	DO CLEAR OPERATION USING BUFFER
040113	00112			-
			NEXT INSTRI	JCTION
		END		

,

Figure 2-1. Program Clearing Memory - Printout

.

.

PROBLEM - TRANSFER 100 (DECIMAL) WORDS FROM LOCATION 00700 IN INDIRECT BANK TO LOCATION 12300 IN INDIRECT BANK, PERFORM AS A JPR SUBROUTINE STARTING AT 500 (OCTAL) .

		000477		ORG	4778	
	000477	07101		JFI	1	EXIT FROM ROUTINE
	000500	17777	MOVE		**	RETURN ADDRESS STORED HERE
	000501	02600		LCC	100	OBTAIN - 100 COUNT
	000502	00144			100	
	000503	04077		STD	778	SET (D) 00077 AS COUNTER
	000504	02200		LDC	7008	FIRST WORD ADDRESS OF FROM AREA
	000505	00700		600	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
				STF	GET+1	SET PICKUP COMMAND
	000506	04205			-	FIRST WORD ADDRESS OF TO AREA
	000 5 0 7	02200		LDC	12 3 00 8	FINGI WORD ADDRESS OF ID AREA
	000510	12300				
b	000511	04204		STF	PUT+1	SET STORE COMMAND
-	000512	02100	GET	LDM	**	MOVE ONE
	000513	17777		•••		
	000514	04100	PUT	STM	**	WORD
	000515	17777	1.41	0.111	-	
	000516	05703		AOB	GET+1	MODIFY FROM
	• • • •					
	000517	05702		AOB	PUT+1	MODIFY TO
	000520	05477		AOD	778	COUNT +1
	000521	06507		NZB	GET	COUNT NOT ZERO DO AGAIN
	000522	06423		ZJB	MOVE-1	ZERO,EXIT
	000266	U V ··· E U				
				END		

2-81

Figure 2-2. Program Transferring Data - Printout

.

					SOLVE FOR VALUES STORE RESULTS IN ASSUME THAT THE S	EET PER SECOND Second Per Second. OF T FROM 1 TO 10 Seconds. Memory Starting at Location 000100 Storage Bank controls have been set
					TO BANK ZERG. SEE	FIGURE 2=4 FOR FLOW CHART
		001000	1	ORG	10008	
	001000	02200		LDC	. 160	
	001001	00240				
	001002	04050		STD	VO	SET INITIAL VELOCITY
	001063	00401		LDN	1	
	091084	04051		STD	T	SET TIME # 1
	001995	02200		LDC	1008	
	001006	00100			· · · · ·	
	001007	04052		STD	RES	SET RESULT AREA COMMAND
	001010	02051	TLOOP	LDD	T	· · · · · · · · · · · · · · · · · · ·
	001011	17000		MU	1	OBTAIN T X T IN AG
	001012	00051				
5	001013	10104	*	XAQ		GET T X T IN A
	001314	17090		MU	HALFG	GET 1/2 G T X T
S	001015	01033				
	091916	16600	TEMPST	SOC		SAVE AT TEMPST+1
	001017	17777				
	001020	02050		LDD	VO	GET VO X T
	001021	17000		MU	Т	
	001022	00051				
	001023	10104		XAQ		
	001024	03305		ADB	TEMPST+1	
	001025	04152		STI	RES	HAVE Y
	001026	05452		AOD	RES	PREPARE FOR STORE NEXT RESULT
	001027	05451		AOD	T	T+1 TO T
	001030	00713	· ·	SBN	11	CHECK DONE ALL 10
	001031	06521		NZB	TLOOP	NO REPEAT
	091032	07700		HLT		STOP
	091033	09020	HALFG		16	$1/2 G = 1/2 \times 32 = 16$
		0000 50		CON	50B	
	000050	0000	V 0			INITIAL VELOCITY STORAGE
	000051	00000	T			TIME
	000952	17777	RES		★ ★	RESULT ADDRESS
				END		

Figure 2-3. Equation Solving Program - Printout

2-82

•




Figure 2-4. Equation Solving Program - Flow Diagram

PROBLEM - COUNT THE NUMBER OF POSITIVE, NEGATIVE, AND ZERO NUMBERS IN A TABLE AT 011100 TO 011200 PUT COUNTS IN 000070,000071,000072. PROGRAM START AT 030500. SEE FIGURE 2-6 FOR FLOW CHART

		000070	POS	EQU	708	DEFINE LOCATION OF COUNTERS
		000071	NEG	EQU	718	
		000072	ZERO	EQU	728	
		011100	TABL	EQU	0111008	DEFINE START OF TABLE
		030500		ORG	30500B	perture electron el luebr
	030500	02200		LDC	TABL	
	030501	11100				
	030502	04210		STR	FETCH+1	SET UP START OF PROGRAM
	030502	00040		SDC, SPOS	I E (GII) I	SET DIRECT BANK CONTROL TO CTR
	030504	00400		LDN	0	DET DINKCT BANK CONTROL TO CIK
	030505			STD	P0 S	CLEAR COUNTERS
		04070				TO ZERO
	030506	04071		STD	NEG	IU ZERU
N	030507	04072		STD Sto Stop	ZERO	AST INDIARAS DANK TO B.T.
1	030510	00021		SIC, STABL		SET INDIRECT BANK TO DATA
34 4	030511	02100	FETCH	LDM	**	GET NUMBER
	030512	17777		_		
	030513	06010		ZJF	ISZERO	IF ZERO GO TO ADD ONE TO ZERO CTR
	030514	06211		PJF	ISPOS	IF POSITIVE ADD ONE TO PLUS CTR
	030515	05471		AOD	NEG	MUST BE NEGATIVE ADD TO NEG CTR
	030516	05704	LOOP	AOR	FETCH+1	ADVANCE ADDRESS FOR NEXT NUMBER
	030517	03600		SBC	TA8L+1018	CHECK DONE
	030520	11201				
	030521	06510		NZB	FETCH	NOT DONE, REPEAT
	030522	06005		ZJF	NXT	DONE EXIT
	031523	05472	1SZERO	AOD	ZERO	ADD ONE TO ZERO COUNT
	030524	04506	-	NZB	LOOP	
	030525	05470	ISPOS	AOD	POS	ADD ONE TO PLUS COUNT
	030526	06510	, =: ••	NZB	LOOP	
	030527	07700	NXT	HLT		NEXT INSTRUCTION
		97700	121			1470-141 9 14 00 1 13 00 0 1 9 14 10
				END		

Figure 2-5. Program Using Counters - Printout




Figure 2-6. Program Using Counter - Flow Diagram

CHAPTER 3 INPUT/OUTPUT

COMPUTE MODULE

Each 160G Compute Module has two I/O channels, a normal, and a buffer channel. Both channels may be used simultaneously for any combination of I/O operations.

A device on the normal channel may be serviced by only a normal operation, but a device on the buffer channel may be serviced by either a normal or buffer operation. However, a device connected to the buffer channel may not be serviced by a normal operation if the buffer channel is busy.

When a normal input or output operation is performed by a Compute Module, the Compute Module is not free to continue computation. It must wait until the I/O operation is completed before computation can continue. Once an input or an output operation is started on a buffer channel, the Compute Module is free to continue computation, perform some other I/O operation on the normal channel, or set up another I/O operation on some other buffer channel.

The buffer channel of the 160G Compute Module has two external interrupts associated with it. These interrupt lines are numbered 30 and 40 (see the section on interrupts for a complete description).

I/O MODULE

A maximum of three I/O Modules can be controlled by a Compute Module. Each 171G I/O Module has a pair of buffer channels, designated Y and Y'. The channels are numbered 2 through 7. Channel Y is designated by the even numbers (2, 4, and 6); Channel Y' is designated by the odd numbers (3, 5, and 7).

There are certain instructions available that utilize the channel designations (IBIY, IBOY, and so forth). Either channel can be selected with these instructions (not limited to Channel Y), with the exception of the MTMY instruction. Channels on the I/O Modules can operate simultaneously with the channels on the Compute Module or other I/O Modules for any combination of I/O operations.

Each channel of an I/O Module has three interrupt lines associated with it: buffer termination interrupt, equipment interrupt 1, and equipment interrupt 2. These interrupt lines are self-explanatory and are discussed in the section on interrupts.

PERIPHERAL EQUIPMENT

All peripheral equipment may be divided into two categories: on-line equipment and off-line equipment. Equipment that is used to prepare data for the computer, which does not feed this data directly in, is called off-line equipment. The equipment used to pass data into or out of the computer is called on-line equipment. External devices may be connected so that they function off-line as well as on-line (magnetic tape units, and so forth).

External function codes are used to initiate communication between the computer system and the external equipment. External function codes are transmitted to equipment attached to the normal input line and the internal buffer by the EXC or EXF instruction. External function codes are transmitted to equipment attached to the external buffer data channels, 2 through 7, by the instructions EXC2, EXC3, EXC4, EXC5, EXC6, and EXC7, respectively. An external function code specifies a particular control unit and a function to be performed by the associated equipment. Normally, when a particular control unit is selected on a channel by an external function instruction, the other equipment on the channel is disconnected from the channel and does not respond to input or output operations until reselected by an external function instruction. A slight exception to this rule is the combined nature of the internal buffer channel and the normal channel. If the buffer is not busy, an external function selection to equipment, on the normal or buffer channel causes the other equipment on both channels to disconnect from the system. If the buffer is busy, a selection on the normal channel does not effect equipment on the buffer channel.

The following paragraphs briefly describe the various types of peripheral equipment currently available for the 160G computer system. A detailed description may be found in the instruction manuals for the various pieces of equipment.

176G TYPEWRITER

The 176G Typewriter unit is an optional input/output device for the 160G computer system. The typewriter unit provides the computer with a flexible monitoring input/output device. Through this medium data may be entered manually into the computer. In the output mode, monitoring information in a printed form may be received from the computer. Some examples of programming the 176G may be found in the following section.

405 CARD READER

The 405 Card Reader reads data from standard punched cards and transfers it to a computer, magnetic tape, or line printer. Data is read column-by-column and sent to associated equipment in a 12-bit per word, parallel mode. Figure 3-1 is a flow chart of the program-ming operations for the 405.

170G CARD PUNCH CONTROLLER


The 170G Card Punch Controller is a signal adapter used between the 160G Computer and the IBM 523 or 544 Card Punch. During a punch operation, the 170G assembles data from the computer into 80-column words and sets the punch magnets in the 523 Card Punch prior to a punch stroke.

Output operations with the 170G are initiated by coded EF instructions from the computer. Figure 3-2 is the complete programming operation for the 170G. To assure full speed operation, a select code should be issued as soon as possible after the punch resume signal is received.

1612G LINE PRINTER

The 1612G Line Printer functions as a data output device in direct communication with the 160G computer. The line printer operates in the character mode. During a 160G output instruction, the computer words needed to specify a line of print are sent to the 1612G. Only the lower six bits of each word are pertinent; the remaining higherorder bits are ignored.

Each 6-bit character code received by the line printer specifies one of the 64 possible characters. The order in which the characters are received specifies the character position within the proposed line of print. The 1612G stores this information in its own magnetic core



.

• .






Figure 3-2. 170G Card Punch Controller Operation - Flow Diagram




Figure 3-3. 1612G Line Printer Operation - Flow Diagram

storage unit. See Appendix F for a complete list of 1612G Printer Codes.

Figure 3-3 is the flow diagram for printer operation. After the manual controls are set, channel inactive sensed, printer selected and printer ready sensed, the program needs only to provide for successive buffer operation separated by sense channel inactive commands. As soon as one buffer terminates, the next may be initiated. The actual transmitting of information for the next line does not begin until the last character of the current line is printed.

165G PLOTTER

The 165G Plotter is a digital recorder that contains high-speed, twoaxis recorders for plotting one variable against another. The plotters consist of a ballpoint pen mounted on a carriage and a bidirectional recording drum. Output words from the computer direct pen carriage movement and drum rotation as well as movement of the pen against or away from the recording surface.

All plotter operations are controlled by the computer and are initiated by coded external function (EF) instructions (Appendix D, page D-2). The upper six bits of the 12-bit code select the plotter control unit; the lower six bits specify mode of operation (read or write). In output mode, output instructions which follow the EF code direct plotter operation in graphing the relationship between any two variables.

606 MAGNETIC TAPE TRANSPORT

The 606 Magnetic Tape Transport is designed to provide the high performance storage capabilities required by the 160G.

The magnetic tape provides a high-speed, non-volatile storage medium for recording and permanently retaining information. Data is recorded in one of two formats: binary or binary coded decimal (BCD). The tape is binary if data is recorded just as it is represented in core storage. In BCD format, digits, characters, and special symbols are represented in core storage by 6-bit binary numbers. The BCD codes are listed in Appendix G of this manual. See Figures 3-8 through 3-10 for some examples of programming magnetic tape operations.

The 606 may be used with computers in an on-line capacity, or with external equipment in an off-line processing system. When used on-line, the operation of the 606 is externally controlled by the 160G Compute Module. Transfer of data and exchange of control information from computers or off-line equipment to magnetic tape is via a separate external control unit, the 162G Magnetic Tape Synchronizer. The control unit provides the timing information necessary to buffer and control the flow of information into and out of the tape transport.

162G MAGNETIC TAPE SYNCHRONIZER

As stated previously, the 606 is controlled by the 162G; the 162G Magnetic Tape Synchronizer is, in turn, controlled by EF codes which are generated by the Compute Module. In computer magnetic tape operations, the computer EF code selects the following equipment and functions:

- 1. Synchronizer (162 system)
- 2. Tape handler (part of the system)
- 3. Recording mode
 - a. Density
 - b. Word format
 - c. Parity mode
- 4. Operation

The 162G Magnetic Tape Synchronizer performs the following operations:

- 1. Status check
- 2. Preliminary steps
 - a. Parity mode
 - b. Density
- 3. Motion directives
 - a. Search forward or backward to file mark
 - b. Back space one record
 - c. Rewind load or rewind unload

4. Information transfer

- a. Write
- b. Write file mark
- c. Read

See the program in the following section as an example of a method that can be used in programming magnetic tape operations.

8528G DIGITAL COMMUNICATION TERMINAL

The 8528G Digital Communication Terminal is an intercomputer communication device which provides long distance serial data transfer. It is entirely program controlled and can be used without modifications on the normal channel of the 160G with or without interrupt.

The terminal equipment does not differentiate between straight data and procedural information. This distinction must be made in programming.

Data flow between computer and terminal equipment is maintained by a sequence of control signals. All local terminal equipment operations are initiated by coded EF instructions. The upper six bits select the terminal equipment; the lower six bits specify the serial communication channel and operation requested. An accompanying function ready signal allows recognition of the 12 bits as an EF code. The EF codes vary with the type of computer using the terminal equipment.

The sense code response or status response indicates to the computer conditions within the terminal equipment. Either the presence or absence of the condition can be sensed.

PROGRAMMING I/O EQUIPMENT

The most general procedure for performing an I/O operation is as follows:

- 1. Request status of the selected equipment.
- 2. Test the status of the equipment for capability of performing the required function.
- 3. Select the equipment to perform the I/O function.
- 4. Initiate the I/O operation over the correct channel.
- 5. At the completion of an I/O operation, request the status

of the selected equipment and test to verify that the I/O operation was successfully completed.

Three of the five preceding operations are concerned with status requests. In order to allow the 160G Compute Module to have proper I/O control, most peripheral equipment is designed to transmit codes to the 160G Compute Module which informs the computer whether or not the equipment can be selected and whether or not an I/O operation was properly completed.

Checking status is not mandatory for I/O operations: steps 3 and 4 may be used alone. If status is not checked and the selected equipment is not capable of performing an I/O operation (power to the unit is off, for instance) when an EF instruction is given to select the unit for I/O operation, the computer is delayed indefinitely. During the delay the computer displays SEL on the Console COMPUTER STATUS indicator. Even if the equipment is turned off, but power is on, the control unit status may be requested and determined. Status is also requested at the completion of an I/O operation to test for conditions which might have occurred during the operations. Not all peripheral devices have codes for such conditions (for example, the 176G Typewriter). A peripheral device such as magnetic tape, however, by means of status responses, does check for such conditions as the following:

> Tape Ready End of file End of tape Parity error

After an initial status check is made, the external device is selected for input or output, and the correct input or output instructions are given to perform the operation.

Each individual peripheral device is programmed in a manner similar to all other peripheral equipment. The unit is selected and placed in the input or output mode. An EF instruction sends a 12-bit code on the output cable to all equipment connected to the computer. The upper six bits of the code specify the equipment; the lower six bits specify the operations requested. An accompanying function ready signal enables the external equipment to interpret the information as an EF code. The control circuit interprets and stores the EF code and initiates the operation requested. It also sends an output resume signal to the computer to acknowledge acceptance of the EF code. For all operations, after the output resume is returned to the computer, the control circuits establish a lockout so that further computer EF requests are ignored until the current operation is complete.

A complete list of external function codes and status responses is contained in Appendix D of this manual.

The following descriptions, sample programs, and flow charts are used to illustrate some of the procedures used in programming individual pieces of peripheral equipment. They should not be used implicitly as they are intended to be used only as a guide. The manuals provided for each individual piece of equipment contain complete descriptions of the operation and programming procedures to be used.

INPUT ON THE NORMAL CHANNEL

After the external device has been selected for input, any combination of the following two instructions is used to store the incoming information in memory.

> INP - Stores from 1 to 7777 words in memory (A mode)

> > Stores from 1 to 17777 words in memory (G mode)

INA - Stores one word in A.

When the INP instruction is used, the information is sent to the storage bank specified by the indirect storage bank control (i).

A status response code may be read into the A register by using either an INA or an INP instruction. An INP instruction takes more time, however. In addition, a load instruction is necessary to put the response in A for checking the status conditions when INP is used. Figure 3-4 illustrates how the INP and INA instructions are used in programming.

				TYPEWRITER INTO THEN READ ONE I	21 CHARACTERS TYPED ON 176G D AN AREA STARTING AT (1)02222, More Character Into A. RT AT 1000 OCTAL
	001090		ORG	10008	
	(1022222	AREA	EQU	22 228	
	001000 07500	BEG	EXC	42408	REQUEST TYPEWRITER STATUS
	001081 04240				
	001002 07600		INA		READ RESPONSE TO A REGISTER
	001003 06003		ZJF	CONT	ZERO SAYS TYPEWRITER IS READY
	001104 07700		HLT		STOP IF STATUS NOT OK
	0010-5 06505		NZB	8EG	TRY AGAIN
	0010-6 07500	CONT	EXC	42208	SELECT TYPEWRITER INPUT
	0110.7 04220				
ω	001010 07204		INP	SA	
<u> </u>	001011 02247			AREA+21	LWA+1 OF INPUT AREA
	001012 07600		ŢNA		READ ONE MORE CHARACTER TO A
	001013 06202		PJF	2	
	001014 02222	SA		AREA	FWA OF INPUT AREA.
	001015 07700		HLT		NEXT INSTRUCTION
			END		

Figure 3-4. Normal Input Program - Printout

G02000c

.

OUTPUT ON THE NORMAL CHANNEL

After the external device has been selected for output, any combination of the following instructions is used to transfer the outgoing information from memory to the selected area.

OUT - Transfers from 1 to 7777 words from storage (A mode)

Transfers from 1 to 17777 words from storage (G mode)

- OTA Transfers one word from the A register
- OTN Transfers one word composed of the six higherorder zero bits and the six lower-order bits from the E portion of the instruction.

Figure 3-5 is a program that illustrates the use of the OUT instruction.

THE BUFFER CHANNEL

The following operations must be performed before an external device is selected for an input or output operation on the buffer channel:

- 1. Load the BER with the first word address of the I/O area.
- 2. Load the BXR with the LWA + 1 of the I/O area.
- 3. Select the proper storage bank for (b).

After the preceding steps are completed, the external device is selected, and an IBI, IBIY, IBO, or IBOY instruction starts the buffer operation, Figure 3-6. It is possible to select the external device prior to setting the buffer registers and (b). However, on certain external equipment such as magnetic tape units, the external instruction actually starts tape motion. Therefore, the operation is not properly completed if the correct data is not available to the tape unit at the time a data transfer reguest is issed by the tape unit.

If a buffer termination interrupt is desired at the completion of the buffer operation, a CIL instruction must follow the external function instruction. The execution of any external function instruction automatically sets master interrupt lockout. If a CIL instruction is not executed, all interrupts remain on the lines and do not take effect

					LOCATION (1)032	THE AREA STARTING AT 00 AND THEN TYPE 120 The Area starting at (1)02701
		000500		ORG	500B	
		003200	AREA1	EQU	32008	
		002701	AREA2	EQU	2701B	
	000500	07500	ST	EXC	4240B	REQUEST TYPEWRITER STATUS
	000501	04240				
	000502	07600		INA		READ STATUS TO A
	00 0563	06003		ZJF	BEG	IF ZERO BEGIN
	000504	07700		HLT	-	HALT, NOT OK
	000505	06505		NZB	ST	GO BACK AND TRY AGAIN
	010586	07500	BEG	EXC	42108	SELECT TYPEWRITER OUT
	000517	04210				
	00 051 0	07305		OUT	SA1	
ώ	000511	03344			AREA1+100	·
	000512	07314		OUT	SA2	
ω	000513	03071			AREA2+120	
	000514	06203		PJF	3	
	000515	03200	SA1		AREA1	
	000516	02701	SA2		AREA2	
	00 0517	07790		HL T END		

PROBLEM . TYPE 100 CHARACTERS ON THE I/O

Figure 3-5. Normal Output Program - Printout




Figure 3-6. Buffer I/O Operation - Flow Diagram

until a CIL instruction is executed. Figure 3-7 is a program that illustrates the buffer operation. Some magnetic tape programs are illustrated in Figures 3-8 through 3-10. Note that none of these programs use the interrupt system or make provisions for interrupts. This feature of the machine is covered in the next section.

				INTERNAL BUFFE	THE 170 TYPEWRITER OVER THE R TO LOCATION 043700 OCTAL. RT AT 1750 OCTAL.
	00175	0	ORG	17508	
	001750 0220		LDC	AREA	FWA OF INPUT AREA
	011751 0370				
	041752 0910		ATE	★ .	PLACE IN BER, IF BUSY, WAIT
	001753 0175				
	011754 0220		LDC	AREA+50	LWA+1 OF INPUT AREA
	041755 0376				
	001754 0010		ΑΤΧ	*	PLACE IN BXR
	001757 0175		SBU, SAREA		SET BFR. BANK CONTROL TO 4
			EXC		REQUEST TYPEWRITER STATUS
	001761 0750		E~0	4240B	RENDEDI TIFERATIEN STATUS
	001762 0424 001763 0760		INA		READ STATUS
ω I	001763 0700	-	ZJF	8 I N	START IF ZERO
16	(11765 0072		SBN	208	CHECK FOR INPUT WAITING RESPONSE
	0+1766 0500		ZJF	BIN	IF ZERO NOW, READ, IF NOT
	001767 0770		HLT	010	TYPEWRITER NOT READY, SO STOP
	001729 0750		EXC	4220B	SELECT TYPEWRITER INPUT
	601771 0422	•	6.0	42200	
	001772 0012		CIL		CLEAR INTERRUPT LOCKOUT
	0917/3 0720			*	START BUFFER OPERATION
	691774 0177	-			
	94379		EQU END	437008	

PROBLEM - READ & MESSAGE OF NOT MORE THAN 50 CHARACTER FROM THE I/O TYPEWRITER OVER THE

,

Figure 3-7. Buffer Input Program - Printout

					TAPE 3, STARTING AT LOAD POINT 5456. The Record is 100 Words
					HIGH DENSITY. AFTER WRITING,
				RETURN TAPE TO LOAD	
				USE NORMAL 1/0 CHAN	
	001000		ORG	10008	
	6111900 07500		EXC	11638	REWIND TAPE 3 TO LOAD POINT
	001001 01163				
	011012 07500		EXC	2103B	SET HIGH DENSITY.
	011003 02103				
	001004 07500		EXC	1171B	SET ODD PARITY
	001005 01171				
	001006 15712		SICG	SAREA	SET INDIRECT BANK CONTROL
	091027 07590		EXC	21138	WRITE (START TAPE MOTION)
	001010 02113				
	001001 07303		0UT	3	OUTPUT 100(8) WORDS
ω	001012 03622			AREA+100	LWA+1
7	001013 06102		NZF	2	A=AREA+100 AND IS NOT ZERO
N	001014 03456			AREA	FWA
	001015 07500		EXC	11638	REWIND LOAD COMMAND
	001016 01163				
	09 1 917 0 77 00		HL T		
	123456	AREA	EUN	1234568	DEFINE OUTPUT AREA
			END		

•.

Figure 3-8. Magnetic Tape Program (Normal I/O) - Printout

PROBLEM - SAME AS FIGURE 3-8. USE INTERNAL BUFFER

	0010-0	001000 0 75 00		ORG Exc	10008 11638	ESTABLISH START OF PROGRAM Rewind Tape 3 to Load Point
	0010.1					
	0010 2	• • • • • •		EXC	21038	SELECT HIGH DENSITY FOR TAPE 3
	091953	02103				
	0910.4	07500		EXC	11718	SET ODD PARITY IN TAPE CONTROL UNIT
	0010-5	01171		-		
	0110-6	02200		LDC	AREA	GET STARTING ADDRESS
	0119.7	03456		• <i>i</i>		
	001010	00105		ATE	*	PLACE IN BUFFER ENTRY REGISTER
	001011	01010				
	001012	03200		ADC	100	FORM LWA+1 FOR 100 WORDS
	001013	00144				
	001014	00106		ATX	*	PLACE IN BUFFER EXIT REGISTER
μ	091915	01014				
-18	001016	10011		BBC1	SAREA	SET BUFFER BANK CONTROL
œ	001017	00912				
						TO BANK OF OUTPUT AREA
	001920	07500		EXC	21138	SELECT WRITE (START TAPE MOTION)
	001021	02113				
	0.01 022	07300		180	*	INITIATE BUFFER OUTPUT
	091923	01022				
	011124	07500		EXC	11638	REWIND TAPE 3 TO LOAD POINT
	091925	01163				
	0.01 526	07700		HLT		
		123456	ARFA	EQU	1234568	DEFINE OUTPUT AREA
				END	-	

Figure 3-9. Magnetic Tape Program (Internal Buffer) - Printout

• .

	901000 001000 10152		ORG Exc2	1009B 1163B	ESTABLISH START OF PROGRAM Rewind Tape 3 to load point
	001001 01163 001002 10152 001003 02103		EXC2	21038	SELECT HIGH DENSITY TAPE 3
	001)(4 10152 001)(5 01171		EXC2	11718	SET ODD PARITY IN TAPE CONTROL UNIT
	0111 0 02200		LDC	AREA	GET STARTING ADDRESS
	01117 03456 001110 10022		ATE2	*	PLACE IN BUFFER 2 ENTRY REGISTER
	001011 01010 091012 03200		ADC	100	FORM LWA+1 FOR 100 WORD RECORD
در ا	001013 00144 001014 10032		ATX2	*	PLACE IN BUFFER 2 EXIT REGISTER
0	091915 01914 091915 19812		BBCS	SAREA	SET BUFFER 2 BANK CONTROL
	001017 00012 001020 10152		ExC5	21 1 38	SELECT WRITE (START TAPE MOTION)
	091921 02113 001922 10072		1802	•	INITIATE BUFFER 2 OUTPUT
	001023 01022 001024 10152		EXCS	1163B	REWIND TAPE 3 TO LOAD POINT
	001025 01163 001026 07700 123456	AREA	HLT EQU END	123456B	DEFINE OUTPUT AREA

PROBLEM - SAME AS FIGURE 3-8. USE EXTERNAL BUFFER 2

Figure 3-10. Magnetic Tape Program (External Buffer) - Printout

INTERRUPT

Certain internal and external conditions arise which make it necessary for the main program to be informed of their presence. The interrupt feature of the 160G provides this notification. An interrupt provides for the transfer of program control to some fixed location in memory without losing the information needed to return to the main program. Obviously, the main program must provide for the occurrence and processing of these interrupts.

The following conditions may cause an interrupt if allowed for:

- 1. Completion of buffer transmission of information.
- 2. Manual interrupt by the operator from the Console.
- 3. Occurrence of a parity error in reading an instruction or operand.
- 4. Interrupt from some other computer in the 160G system.
- 5. Occurrence of some condition in the peripheral equipment controlled by the 160G Compute Module.

INTERRUPT LOCATIONS AND ACTION

The interrupts are numbered: 10, 20, 30, 40, 100, 110, 114, 120, 130, 134, 140, 150, 154, 160, 170, 174, 200, 210, 214, 220, 230, 234, and 240. Each number is used to refer to the interrupt line and also to the interrupt location. The action of an interrupt depends on the mode in which the computer is operating. In the G mode (13-bit arithmetic), the occurrence of an interrupt on a given line (for example, 100) causes the following actions.

- 1. The interrupt is recognized by the interrupt circuit, if the interrupt lockout is not in effect.
- 2. The interrupt waits until the current instruction is completed and the computer goes into the read next instruction sequence.
- 3. At this point, the interrupt circuitry stores the relative bank control setting as the lower six bits of the interrupt location (100 for this example) and leaves the upper seven bits of the interrupt location unchanged. The interrupt circuitry then stores the address of the next instruction in the main program at the interrupt location +1 (at 101 in this example). Control is then transferred to the interrupt location +2 (102 in this example).

4. As a result of the interrupt, the relative bank control is set to bank 0, but the bank of the main program is stored as the lower six bits of the interrupt location.

It is the responsibility of the interrupt processing routine to save the contents of the A and Q registers and the bank controls if they are going to be changed by the interrupt processing. Normally the interrupt location has a set relative back control and jump instruction (SRJP) stored in it. On completion of the interrupt processing, the routine restores all controls except the relative bank control, and the A and Q registers. It then performs a jump to the interrupt location. This action returns control to the main routine at the point at which it was interrupted with no noticeable effect on the main routine except a loss of time in execution.

The interrupt action is different when the 160G is operating in the A mode (160-A compatibility). In this case, the address of the next instruction in the main program is stored at the interrupt location in bank zero and control is transferred to the interrupt processing routine in the relative bank (wherever the main program is operating) at the interrupt location +1. This mode is provided only for 160-A compatibility and normally is not used except when running 160-A programs on the 160G.

INTERRUPT LOCKOUTS

Interrupt lockouts are provided to allow the programmer to protect time dependent portions of his program. When an interrupt lockout is set, the interrupt circuits do not honor or process any interrupt until the lockout is removed. The time dependent areas of a program which normally occur are:

- 1. The time between issuance of an external function instruction and the actual initiation of the input or output command.
- 2. The time required for processing an interrupt.

To allow for these times, and other time sensitive areas of a program, the interrupt lockout is automatically placed in force on the issuance of an external function instruction (EXC, EXF, EXC2, EXC3, EXC4, EXC5, EXC6 or EXC7) or on the occurrence of an interrupt. The programmer may also place an interrupt lockout in effect by issuing a SILY command where Y is 0 to 7. There are two levels of interrupt lockout provided in the 160G. The main level is the master interrupt lockout which prevents any other interrupts from being processed. This lockout may be imposed by the programmer giving a SIL0 instruction, and it is automatically imposed on the execution of an external function instruction (EXC, EXF, EXC2, EXC3, EXC4, EXC5, EXC6, EXC7). The master lockout is cleared, allowing interrupts to be processed, by a CIL or CIL0 instruction.

Lower level interrupt lockouts apply individually to each buffer data channel in the 160G system. Setting of a lower level lockout prevents further interrupts from being processed on that data channel, but interrupts may be processed on other data channels. For instance, if a lockout is placed on buffer channel 2, interrupts 100, 110, and 114 are not processed, but all other interrupts may be processed. The lower level interrupt lockouts which are set and cleared individually are not affected by the setting of the master interrupt lockout. Thus, it is possible to have an interrupt lockout applied to channel 2, then a master lockout may be set and cleared, but the lower level (channel 2 in this example) lockout is not changed. When it is desired to release the lockout, the programmer must give a CIL2 instruction.

A lower level interrupt lockout is imposed by the programmer by a SIL1, SIL2, SIL3, SIL4, SIL5, SIL6, or SIL7 instruction to impose the lockout on the buffer data channel. The lower level interrupt lockout is also imposed by the occurrence of an interrupt on a data channel. The lower level lockout on a data channel is cleared, allowing interrupts to be processed on that channel (provided master lockout is not in effect) by giving a CIL1 instruction for internal buffer channel, and CIL2, CIL3, CIL4, CIL5, CIL6, or CIL7 for the corresponding external buffer channel.

COMPUTE MODULE INTERRUPTS

The 160G compute module has five interrupt lines: 10, 20, 30, 40, and 240. The cause and action of the interrupts are given in the following paragraphs.

INTERRUPT 10

Interrupt 10 occurs as a manual interrupt which is activated from the 160G Console by momentarily depressing the MANUAL INTERRUPT pushbutton switch, or it may be caused by a parity error in reading an instruction or an operand. The program may determine which is the cause by examining the contents of the error register.

INTERRUPT 20

Interrupt 20 occurs each time the Compute Module completes an internal buffer operation. This interrupt is set and stored in a register flip flop. It can be cleared only by servicing the interrupt or by a master clear.

INTERRUPTS 30 AND 40

The buffer channel in the Compute Module has two external interrupt lines associated with it. These lines are called external 1 and external 2 corresponding to interrupt 30 and 40. Whenever a signal is placed on one of these lines, an interrupt 30 or 40 (depending on the line) occurs. This interrupt is removed by the computer program informing the external equipment to remove the interrupt.

INTERRUPT 240

Circuitry is provided for any Compute Module to interrupt all other Compute Modules in a common system. Interrupt 240 is designed for this purpose.

The computer-to-computer interrupt (CTCI) instruction causes an interrupt signal to be placed on the common computer-to-computer interrupt line (interrupt 240). This signal causes all 160G computers in the system to be interrupted to the location specified for the computer-to-computer interrupt. The computer issuing the interrupt is also interrupted. Prior to issuing the CTCI instruction, the computer issuing the interrupt places a word in common storage specifying which computer is doing the interrupt and which computer is to react to the interruption.

CHAPTER 4

CONSOLE

Each 160G Compute Module has an associated Console. The Console contains the controls and indicators necessary for maintenance and operation of the 160G system. The Console consists of a display panel and a switch panel, Figure 4-1. The display panel contains three status indicator displays and four 13-bit register displays. The switch panel is a row of pushbuttons used to exercise manual control over the operation of the 160G.

DISPLAY PANEL

REGISTER DISPLAY

The four 13-bit register displays can display the contents of 12 of the 13 registers in the 160G. Three registers are assigned to each display. Only one of these three registers can be displayed at one time. The registers are displayed in octal by using arabic numerals. Each register display contains five octal digits. The displays are illuminated only when the computer is stopped; the display is blank when the computer is running. Associated with each octal digit, except the highestorder digit, are three momentary pushbuttons which represent the powers of two, from right to left, starting with zero. Each group of three pushbuttons represents an octal digit. To aid in distinguishing between octal digits, the pushbuttons for adjacent octal digits are alternately light blue and white. These 13 associated pushbuttons are used to enter information into the register. A dark blue button at the right of the 13 pushbuttons clears that particular register. The only registers which can be so entered or cleared are the P, A, Q, and F registers. Each of these registers is assigned to a different display.

Centered beneath each register display are three pushbutton switches which select the register to be displayed. Each pushbutton is for a different register. A pushbutton which is illuminated when depressed, stays activated until another pushbutton in the group of three is activated.




Figure 4-1. Console Displays and Indicators

I/O MODULE

Each data channel of an I/O Module has three interrupt lines associated with it. The interrupts that are associated with them would be numbered as given in Table 3-1.

The area between 00102 and 00110, 00122 and 00130, and so forth, is left open to provide space for storage of the A and Q registers and the bank controls.

Each external device may contain interrupt circuitry. The channel interrupt may be activated by any peripheral device designed to provide an interrupt signal. The actual meaning of these interrupts is a

function of the device causing the signal. If more than one device is connected to a line, each device must be interrogated following an interrupt to determine which generated the signal.

Once an interrupt signal is placed on a line it remains on the line until it is recognized or until a master clear is performed. Whenever any interrupt is recognized or whenever an external function is executed, all further interrupts are locked out until a clear interrupt lockout (CIL or CILY) instruction is performed. The CIL instruction clears master interrupt lockout. The CILY (Y = 1, 2, 3, 4, 5, 6, or7) instruction clears interrupt lockout on only one channel.

Buffer Data Channels	Buffer Termi- nation Interrupt	External Interrupt 1	External Interrupt 2
2(Channel Y)	100	110	114
3(Channel YI)	120	130	134
4(Channel Y)	140	150	154
5(Channel YI)	160	170	174
6(Channel Y)	200	210	214
7(Channel Y!)	220	230	234

TABLE 3-1. INTERRUPT NUMBER ASSIGNMENTS

The pushbuttons are marked with alphabetic symbols for the various registers. These are as follows:

- BER The buffer entrance register indicates the address of the last word transferred on the buffer channel.
- P The program address register indicates the address of the current instruction.
- S The address selection register indicates the address of the word about to be transferred to or from storage.
- BXR The buffer exit register indicates the LWA + 1 set up for the last buffer operation.
- A This register indicates the current contents of the A register.
- A' This register indicates the result of the last operation in the adder.
- BFR This register indicates the last word processed during the last buffer operation.
- Q This register indicates the current contents of the Q register.
- Q! This register indicates the current contents of the Q! register.
- F This register indicates the current effective function code.
- Z This register indicates the current contents of the Z register.
- X This register indicates the current contents of the X register.

ERROR REGISTER

The 160G has a 10-bit error register which contains various error conditions. The contents of this register may be read into the A register at any time by issuing an ERTA instruction. The conditions, indicated by a 1 in a given bit position, are as given in Table 4-1.

Bit position in A	Condition
12 and 11	Add or subtract overflow
10	Computer parity error
7	Parity error on buffer data channel 7
6	Parity error on buffer data channel 6
5	Parity error on buffer data channel 5
4	Parity error on buffer data channel 4
3	Parity error on buffer data channel 3
2	Parity error on buffer data channel 2
1	Parity error on internal buffer data channel
0	Divide overflow or divide by zero

TABLE 4-1. ERROR CONDITIONS

Add and subtract overflows are sensed by an illegal sign change as a result of the add or subtract operation. The add, subtract, divide overflow, and computer parity error indicators are reset at the completion of an ERTA instruction. The buffer data channel parity error indicators by a clear buffer controls (CBC) instruction, or by a master clear. Bit positions 8, 9, and 10 are always set to 1 because they do not indicate any condition.

INDICATORS

MCS MODE INDICATOR

This display indicates which storage bank control has been set and the number to which it was set. The display is divided into upper and lower sections. The upper (numeric) section displays the numbers that have been assigned to the storage banks. It contains one of the numbers, 0 through 31, that are set by the lower section. The lower section contains five pushbuttons marked EM, BFR, DIR, IND, and REL. These pushbuttons, except for EM, are used to select the desired storage bank control, and are indicated as follows:

BFR - Buffer storage bank control DIR - Direct storage bank control IND - Indirect storage bank control REL - Relative storage bank control

When one of the pushbuttons is activated, a light illuminates that pushbutton. This light is also illuminated and the bank assignment displayed when the corresponding bank control is selected by the Compute Module logic. A second lower row of six buttons is used to set the selected storage bank controls. Once a bank control is manually selected it remains selected until another bank control is manually selected or the START switch is depressed.

NOTE: The rightmost pushbutton is a clear button which sets the bank control to zero; the other five buttons control the binary value of the bank number. All storage banks may be cleared by holding the clear pushbutton down and depressing the MASTER CLEAR pushbutton.

The relative bank control is selected when a master clear is performed. Normally, the storage bank for the previous memory reference is displayed in the MCS MODE indicator. However, any of the other bank controls may be manually displayed.

COMPUTER STATUS INDICATOR

The COMPUTER STATUS indicator displays various conditions existing within the Compute Module during the execution of a program or when the computer is stopped. The status is indicated by alphabetic symbols displayed in the COMPUTER STATUS indicator window or by the illuminated START/STOP pushbutton.

The START/STOP pushbutton switch is illuminated when the computer is running. If the computer is stopped, the light goes out and indicates one of the following conditions:

1. A HLT or ERR instruction is executed.

- 2. A SLS or SJS instruction is executed and computer stops.
- 3. The computer is manually taken out of run status by depressing the START/STOP switch.

The alphabetic symbols on the COMPUTER STATUS indicator indicate the following computer conditions.

- ERR Computer has executed an ERR or ERRG instruction and is stopped.
- SEL Displayed each time an EXF, EXCY, or EXC instruction is executed; remains until the selection of equipment is completed. A constant display of SEL with no apparent I/O action usually indicates the computer has attempted an illegal instruction.
- OUT Displayed during all normal output operations. A constant display of OUT with no apparent output action usually indicates that output was attempted without proper unit selection.
- IN Displayed during all normal input operations. A constant display of IN with no apparent input action usually indicates that input was attempted without proper unit selection. IN is also displayed when the computer is waiting for an external device to supply data.
- IBA Displayed during all buffer input operations.
- OBA Displayed during all buffer output operations.
- BPE Displayed when a parity error is recognized during a buffer operation.
- CPE Displayed when a parity error is recognized in the transfer of data from memory in the execution of a program.
- INT Displayed during interrupt sequences.
- OFL Displayed when an overflow condition is recognized.

A, B, These letters indicate the next memory reference cycle C, D, to be executed in a cycle step operation.

SYSTEM STATUS INDICATOR

Each module in a system reports back to the Console concerning the status of power and temperature within an individual module. The SYSTEM STATUS indicator displays the condition of the modules by the use of colored lights behind the unit designators. Each unit designator is lighted by one of three different colors: red, amber, or green. An interlock bypass (BYP) toggle switch is located in each module to allow the module to be operated in an over-temperature condition. The colors and the conditions represented by them are as follows:

Normal (Green light on):

- 1. The -20 and +20 logic voltages are present.
- 2. Cabinet temperature is below 100° F.
- 3. Interlock bypass switch is not in bypass position.
- 4. Memory power supply switches are on (applies only to the 169G and 160G cabinets).

Warning (Green and Yellow lights on):

- 1. -20 and +20 logic voltages are present.
- 2. Cabinet temperature is above 100° F but below 110° F.
- 3. Interlock bypass switch is not in bypass position.
- 4. Memory power supply switches are on (applies only to the 169G and 160G cabinets).

Warning (Yellow light on):

- 1. -20 and +20 logic voltages are present.
- 2. Cabinet temperature is not determined.
- 3. Interlock bypass switch is in bypass position.
- 4. Memory power supply switches are on (applies only to the 169G and 160G cabinets).

Malfunction (Red light on):

One or more of the following troubles may exist:

- 1. Cabinet temperature is over 110° F.
- 2. The -20 volt or +20 volt logic voltage has failed.
- 3. A memory power supply switch is off (applies only to the 169G and 160G cabinets).

SWITCH PANEL

CONTROLS

The various switches and pushbuttons provide manual control over the operation of the computer. When activated, each pushbutton is illuminated thus showing it is activated. The names and purposes of the switches and pushbuttons are as follows.

START/STOP	This alternate-action pushbutton switch is used in starting and stopping the operation of the computer. It is lighted when the computer is running and extin- guished when the computer is stopped.
INSTRUCTION STEP	This pushbutton selects instruction-by- instruction (one step at a time) mode of program execution.
CYCLE STEP	This pushbutton selects a cycle mode (one memory cycle at a time) of pro- gram execution.
MASTER CLEAR	The MASTER CLEAR pushbutton switch clears the registers and por- tions of control logic.
SWEEP	This pushbutton permits the displaying of the contents of memory locations.
ENTER	This pushbutton permits manual entry from Console to core memory.
EM (Entire Memory)	This pushbutton enables the same quantity to be entered throughout a memory bank.
MANUAL INTERRUPT	This pushbutton activates interrupt 10.

AUTO STEP	This pushbutton switch causes the 160G to automatically step through a program to observe the contents of the registers. It is sometimes called an oscillator- speed run. The START pushbutton is not used to activate the operation once the AUTO STEP pushbutton is de- pressed. Depressing the AUTO STEP pushbutton initiates the stepping operation. Prior to depressing the AUTO STEP pushbutton, the CYCLE STEP or IN- STRUCTION STEP pushbutton must be activated.
LOAD	This pushbutton activates the initial loading routine.
SELECTIVE STOP	These three pushbutton switches condition the computer for selective stop instructions.
SELECTIVE JUMP	These three pushbutton switches condition the computer for selective jump instructions.
POWER ON	This pushbutton switch applies power to the 160G system.
POWER OFF	This pushbutton switch removes power from the 160G system.
A (Mode)	This pushbutton is used when programs are to be run in the A mode (160-A programs). It forces the 160-A instruc- tions in the 160G computer to operate as in a 160-A computer.

Breakpoint These seven 8-position thumb switches are used to select an instruction reference address at which to stop computation. The highest-order switch activates or disables the breakpoint feature. The computer stops operation, on reference to an address specified in breakpoint, while the breakpoint is active.

OPERATION OF THE 160G SYSTEM

STARTING THE 160G

The recommended procedure for starting the 160G is as follows:

- 1. Be sure that the room temperature is within the prescribed limits.
- 2. Depress the POWER ON pushbutton on the Console. The power on master clear feature is released by depressing the MASTER CLEAR pushbutton before operating the 160G.
- 3. The contents of the selected storage bank control is displayed on the display panel.
- 4. The master clear should remove part of the information and depressing the START/STOP pushbutton once in the INSTRUCTION STEP mode should remove the rest of any information that might be displayed in the COMPUTER STATUS indicator. If repeated, master clears do not remove these symbols. Turn machine off by depressing the POWER OFF pushbutton, and call maintenance.
- 5. A green light for each unit the system displayed in the SYSTEM STATUS indicator indicates that the system is normal and ready to operate. If an amber or a red light is displayed, that unit should be checked for a malfunction. Turn machine off and call maintenance.

CLEARING OR ENTERING AN ENTIRE STORAGE BANK

A bank may be cleared by the following steps:

- 1. Master clear. Depress the ENTER pushbutton.
- 2. Set the relative storage bank control to select the bank to be cleared.
- 3. Hold down the EM pushbutton while performing step 4.

4. Depress and hold down the START pushbutton for about a second. This step effectively enters all zeros into the memory locations.

In much the same manner, the same quantity can be entered throughout a bank. The procedure would be as follows:

- 1. Master clear. Depress ENTER pushbutton.
- 2. Manually enter the quantity into the A register.
- 3. Hold down the EM pushbutton and depress START pushbutton. The EM pushbutton should be held down about a second.

.

STORING A PROGRAM

AUTO LOAD OPERATION

The 160G has an automatic loading feature which allows the loading of initial programs from any peripheral device located on the normal or buffer channels.

By depressing the MASTER CLEAR, LOAD, and START/STOP pushbuttons, the following sequence of instructions is stored in the relative memory bank, starting at location zero.

Location	FFFEE	G	Comments
(r)00000	07500		External function constant instruction
(r)00001		04444	External function code set on switches
(r)00002	07500		External function con- stant instruction
(r)00003		07777	Second external func- tion code set on switches
(r)00004	07201		Input instruction

G02000c

Location	FFFEE	G	Comments
(r)00005	00000		Starting and terminating address (zero), unless a disconnect is received
(r)00006	•		Next instruction on completion of input as indicated by input dis- connect from input equipment

The two function codes, 0YYYY, are set by switches at the back of the Compute Module. Normally the first code is used to specify rewind load of a tape unit, and the second code is used to specify a binary input, two characters per word. The loading of the program then takes place when the START/STOP pushbutton is depressed. When the first record of the input device is read, control of the program continues at location 00006 in the relative bank. It is the function of the first record to then read in the rest of the program from the input device. To operate correctly, the relative and indirect bank controls must be set to the same value.

MANUALLY STORING PROGRAM

A program can be manually stored in the computer by the following steps:

- 1. Depress MASTER CLEAR and ENTER pushbuttons.
- 2. Set relative storage bank control to select the bank into which data is to be entered.
- 3. Depress START pushbutton once.
- 4. Set P to the first location into which data is to be entered.
- 5. Enter one word of data into the A register.

- 6. Depress the START pushbutton once. The computer stops with the A register clear, the data word in storage and X, and P advanced by 1. The A register is cleared each time P is advanced.
- If data is to be entered into consecutive locations, repeat steps 5 and 6. If data is to be entered into non-consecutive locations, clear P and repeat steps 4 through 6.

EXAMINING CONTENTS OF STORAGE

The contents of any storage location or the entire bank can be examined at the Console. The steps are as follows:

- 1. Master clear. Depress the SWEEP and STEP pushbuttons.
- 2. Set relative bank control to select the bank to be examined.
- 3. Set P to the location to be examined.
- 4. Depress START pushbutton. The contents of the locations specified by P appears in X. P automatically advances by 1.
- 5. To examine consecutive locations, repeat step 4. To examine non-consecutive locations, master clear and repeat steps 3 and 4.

CHAPTER 5

MASS and GASS

MASS, the 160G system for monitor and assembly, is an integrated series of programs and operating procedures which provide for easy use and integration of previously written library and system programs into a programmer's own operations.

The monitor portion of the system permits the sequencing of jobs on the 160G system and also provides I/O control operations as well as the linkage function to tie programs together. The assembly portion of the system (GASS) provides the means for preparing the programs with a minimum of difficulty for the programmer.

The standard I/O routines provide the programmer with a set of I/O routines which take advantage of the buffering capabilities of the 160G. The choice of I/O devices is indicated by a logical unit number assigned to each device. The monitor master I/O routine decodes the standard unit number and transfers control to the required specialized I/O routine for a particular device. The assignment of unit numbers to I/O devices is controlled by a decoding table which may be changed under operator or program control to allow for substitution of equipment as required. The design of the standard I/O routines is such that multiprogramming or parallel processing may take place easily.

The linking relocatable loader provides the facility for locating programs anywhere within the memory of the 160G and also to provide facility for referencing data and transferring control to other programs which are assembled separately.

The operator (executive) control portion of MASS accepts "commands" from a standard source (normally a typewriter) and under this control loads and execute programs and subroutines as required.

GASS, generalized assembly system, operates within MASS. An assembly program has two major functions. The first is to allow the programmer to use meaningful names for instructions. The assembly program thus translates the mnemonic operation codes to the actual machine codes required. The second function is to allow the programmer to assign symbols to locations which are referenced in memory. The assembly program takes care of the assignment of symbols to locations and the resultant translation by the construction of a symbol table which gives the absolute location and the symbol to which it has been assigned. Figures 5-1 and 5-2 show how a program prepared in the normal format would appear in GASS format.

The MASS system is designed to operate on a minimum configuration consisting of a 160G Compute Module, with 8192 words of memory, four magnetic tape drives, and an on-line typewriter. The system efficiency is increased by the inclusion of additional peripheral equipment and Memory Modules.

The MASS system is carried on a magnetic tape which is called the system library tape. The first record on the library tape is the loading routine which is used to bring the MASS system into the computer. A complete description of MASS and GASS may be found in their respective manuals.

SUBROUTINE TO UNPACK BCD DATA

SET (I) TO BANK OF PACKED DATA SET (D) TO INDEX REG SET INDEX REG TO ZERO PICK PACKED WORD TO Q CLEAR A UPPER CHAR TO A LOWER CHAR TO Q STORE UPPER STORE LOWER UPDATE UNPACK INDEX UPDATE PACK INDEX

CHECK DONE NO, DO AGAIN HALT

Figure 5-1. Numeric Coded Program

	IDENT	UNPACK Subroutine to	UNPACK	BCD DATA
	CON	5		
INDEX1				
	ORG	1008		
PACK	EOU	1102008		
UNPACK	FOU	1103008		
	SICG	SPACK		SET (1) TO BANK OF PACKED DATA
	SDC	\$INDEX1		SET (D) TO INDEX REG
	LDN	0		
	STD	INDEX1		SET INDEX REG TO
	STD	INDFX2		ZERO
CONT	LOMX, INDE	X1 PACK		PICK PACKED WORD TO O
	LDN	Ŋ		CLEAR A
	LLS,7			UPPER CHAR TO A
	QLS,6			LOWER CHAR TO Q
	STMX, INDF	X2 UNPACK		STORE UPPER
	SOMX, INDE	X2 UNPACK+1		STORE LOWER
	LDN	2		·
	RAD	INDFX2		UPDATE UNPACK INDEX
	AOD	INDFX1		UPDATE PACK INDEX
	SRN	108		CHECK DONE
	NZB	CONT		NO, DO AGAIN
	HL T			HALT
	END			

Figure 5-2. GASS Coded Program

APPENDIX A

GLOSSARY

The following glossary gives the meaning of terms that are used in a relatively specialized sense in this manual.

ADDER In general, a device used to add two quantities; specifically, the borrow pyramid in the 160G. ADDRESS The number designating a storage location; also the storage location itself. ASSEMBLER A routine which automatically produces a (GASS) specific program for a particular problem. The routine determines the meaning for information expressed in mnemonic code, selects or generates the required subroutine, transforms the subroutine into specific (numeric) coding, assigns storage registers, and enters the information as an element of the problem program. BANK A unit of core storage with provisions for storing 4096 or 8192 words. The use of more than one bank permits increasing the storage capacity of a computer without increasing the word length implicitly necessary to extend the range of storage addresses. In the 160G, this address is effectively increased by a separate instruction (set storage bank control) which determines which bank(s) is used during a program. BIT Binary digit; may be either one or zero.

BORROW

BREAKPOINT

BUFFER

BUFFERED

.

CARRY

CHANNEL

CHARACTER

CLEAR

In a subtractive counter or accumulator, a signal indicating that in stage n, a 1 was subtracted from a 0.

A point in a routine at which the computer may be stopped by a manual switch for a visual check of progress.

Noun: A device in which data is stored temporarily in the course of transmission from one point to another. Verb: To store data temporarily.

A term indicating that the computer may carry on high-speed computation at the same time it is exchanging data with a peripheral device. In the 160G, this term must be distinguished from normal I/O during which the computer cannot engage in computation.

In an additive counter or accumulator, a signal indicating that in stage n a 1 was added to a 1.

A transmission path that connects the computer to a given external equipment.

Information handled by the computer: 1) A group of six bits representing bioctal information; may denote a binary quantity, a digit, letter or symbol.

2) A group of seven bits representing an item of information. When the capacity of an input device is six or seven bits, those bits are deposited in the lower portion of the selected storage address, the remaining bits are zeros.

A command that removes a quantity from a register by placing every stage in the 0 state.

COMMAND	A signal that performs a unit operation, such as transmitting contents of one register to another, shifting a register, and setting a FF.
COMPLEMENT	Noun: See one's complement or two's complement. Verb: A command which produces the one's complement of a given quantity.
CONTENTS	The quantity of word held in a register or storage location.
CORE	A small ferromagnetic toroid used as the bistable device for storing a bit in a memory plane.
COUNTER	A register with provisions for increasing or decreasing its contents by 1 on re- ceiving the appropriate instruction.
DIRECT ADDRESSING	A mode of addressing that does not modify any portion of the instruction word. The function code and execution address are interpreted without modification. It is also an address mode that limits direct address- ing to the first 64 storage locations $(2^6 = 64)$ in the direct bank.
END-AROUND BORROW	A borrow that is generated in the highest- order stage of an accumulator or counter and sent directly to the lowest-order stage.
ENTER	To manually place in a register a quantity that is not from storage. In the 160G, quantities may be entered in only the A, Q, P, and F registers.
EXECUTION ADDRESS	The lower six bits of a 13-bit instruction. Most often used to specify the storage address of an instruction or operand. Sometimes used as the operand.

A-3

Is used to select and specify that a external EXTERNAL FUNCTION CODE equipment is to perform some specific function. FUNCTION CODE A 7-bit code which designates the instruction. (See operation code.) INDIRECT A mode of addressing which extends the length of the execution address (E) to a ADDRESSING full computer word, thereby permitting operand references to be made upon any location in storage. All indirect addresses must be contained in storage locations which are available by means of direct addressing. In the 160G, the memory mode is a special form of indirect addressing. INPUT During an input instruction, a signal sent to DISCONNECT the computer by the external device to indicate that the device has completed all available transmissions to the computer. INPUT REQUEST A request, by the computer, for information from an external device. Occurs during instruction only. (See resume.) INSTRUCTION A 13- or 26-bit quantity consisting of a function (or operation) code and an execution address. INTERRUPT A signal (or class thereof) which, when received and recognized by the computer, forces the computer to forestall its current operation and jump to a subroutine, the starting address of which is determined by the class of the interrupt. A subroutine

A-4

may have any number of options. It may merely stop the computer, determine the nature of the interrupt in order to take

to another phase of the main program.

corrective measure, or return the computer

LOAD	To place a quantity from storage in the A or Q register.
LOCKOUT	Any function (usually of machine logic) that inhibits an action which would normally occur if the lockout is not imposed.
LOGICAL PRODUCT	In Boolean algebra, the AND function of several terms. The product is 1 only when all the terms are 1; otherwise it is 0. Sometimes referred to as the result of bit-by-bit multiplication.
MASK	In the formation of the logical products of two quantities, one of them may be used as a mask for the other. The mask deter- mines what part of the other quantity is to be considered. Wherever the mask is 0, that part of the other quantity is cleared, but wherever the mask is a 1, the other quantity is left unaltered.
MASTER CLEAR (MC)	A general command which clears all of the crucial registers and control FF's to pre- pare for a new mode of operation. It does not affect core storage.
MNEMONIC CODE	A two, three,or four letter code which represents the operation code or the function of an instruction.
MODULUS	An integer which describes certain arith- metic characteristics of registers, especially counters and accumulators within a digital computer. The modulus of a device is defined by r^n for an open ended device and r^n-1 for a closed (end-around) device, where r is the base of the number system used and n is the number of digit positions (stages) in the device. Generally, devices with modulus r^n use two's complement arithmetic procedures, and devices with

A-5

modulus rⁿ-1 use one's complement procedures.

NORMAL JUMP An instruction that jumps from one sequence of instructions to a second and makes no preparation for returning to the first sequence.

NUMERIC CODE A system of abbreviation in which all information is reduced to numerical quantities. The 160G computer operates on binary numeric coded programs.

ONE'S With reference to a binary number, that COMPLEMENT number which results from subtracting each bit of the given number from the bit 1. A negative number is expressed by the one's complement of the corresponding positive number.

OPERAND Usually refers to the quantity specified by the execution address. This quantity is operated upon in the execution of the instruction.

OPERATION CODE The upper seven bits of a 13-bit instruction which identify the instruction. After the code is translated, it conditions the computer for execution of the specified instruction. This code, which is expressed by three octal digits, is designated by the letter F. The operation code is designated by seven bits (numeric code) or by two, three,or four letters (mnemonic code) which specifies the function code and the address mode.

- OVERFLOW The condition in which the capacity of a register is exceeded.
- PARITY CHECK A summation check in which the binary digits in a character are added and the sum checked against a previously computed

parity digit. In the 160G, it is a check which tests whether the number of ones is odd.

An addition without carries. Accomplished by complementing each bit of the augend where the corresponding bit of the addend is a 1.

A precise sequence of instructions that accomplisheds a computer routine; a plan for the solution of a problem.

A network of inverters that senses borrow conditions and produces borrow signals.

To place a quantity from a storage location into a register. The quantity in storage remains unchanged.

The I/O control signal sent by either the computer or an external equipment to altert the device that is to receive a transmission. The ready signal indicates that the word or character has been transmitted.

A mode of addressing wherein the address of the operand is determined by adding (or subtracting) the contents of the execution address portion (E) of the instruction word to (or from) the instruction address.

In the title of an instruction, the result of the execution of the instruction is stored in the location from which the initial operand was obtained.

PARTIAL ADD

PROGRAM

PYRAMID

READ

READY

RELATIVE ADDRESSING

REPLACE

A-7

RESUME The output control signal sent by an external equipment to indicate that it is prepared to receive another word or character. The resume signal is thus a request for data. (See input request.) RETURN JUMP A jump instruction which prepares for continuing the first sequence after the second is completed. ROUTINE The sequence of operations which the computers perform under the direction of a program. SELECTIVE In Boolean algebra, the exclusive OR COMPLEMENT function of several terms. The sum is 1 when any but not all of the terms are 1; it is 0 only when all are 0 or 1. SHIFT To move the bits of quantity right or left. SIGN BIT The bit in the highest-order stage of the register (in registers where a quantity is treated as signed by use of one's complement notation). If the bit is 1, the quantity is negative; if the bit is 0, the quantity is positive. SIGN EXTENSION The duplication of the sign bit in the highestorder stages of a register. STATUS 1) The condition of an external device, as reflected in the response given a status request interrogation by the computer. 2) The condition of the computer as shown by the COMPUTER STATUS indicator on the Console. May at various times indicate what it is presently doing, why it stopped, or what it will do when it starts next. TRANSMISSION, A transmission where both set and clear FORCED inputs, only one of which is 1, are

A-8

simultaneously gated into a FF which has not been cleared previously.

TRANSLATION An indication of the content of a group of bit registers. A complete translation gives the exact content, while a partial translation indicates only that the content is within certain limits.

TWO'S That number which results from subtracting COMPLEMENT each bit of a number from 0. The two's complement may be formed by complementing each bit of the given number and then adding one to the result and by performing the required carries.

WORD A unit of information which has been coded for use in the computer as a series of bits.

WRITE

To enter a quantity into a storage location.

APPENDIX B

NUMERIC INSTRUCTION CODES

NOTE: EB-Entire Bank; EM-Entire Memory; MX-Memory Index

FFFEE C	3	MNEMONIC	OPERATION
00000		ERR	Error Stop
0000×		NOP	No Operation
0001×		SRJ	Set Rel Bank Control; Jump
0002×		SIC	Set Ind Bank Control
0003×		IRJ	Set Ind and Rel Bank Controls; Jump
$0004 \times$		SDC	Set Dir Bank Control
0005×		DRJ	Set Dir and Rel Bank Controls; Jump
0006×		SID	Set Ind and Dir Bank Controls; Jump
0007×		ACJ	Set Dir, Ind, and Rel Bank Controls; Jump
00100	×	BLS	Block Store
00101		PTA	P to A
00102		LS1	Left Shift One
00103		LS2	Left Shift Two
00104		CBC	Clear Buffer Controls
00105	×	ATE	A to BER
00106	×	ATX	A to BXR
00107		ETA	BER to A
00110		LS3	Left Shift Three
00111		LS6 ·	Left Shift Six
00112		MUT	Multiply A by 10 ₁₀
00113		мин	Multiply A by 10010
00114		RSI	Right Shift One
00115		RS2	Right Shift Two
00120		CIL	Clear Interrupt Lockout
00130		CTA	Bank Controls to A
0014×		SBU	Set Buffer Bank Control
0015×		STP	Store P at Location 5X
0016×		STE	Store BER at 6X, A to BER
00277			Logical Product No Address
003YY		SCN	Selective Complement No Address

.

FFFEE	G	MNEOMONIC	
004YY		LDN	Loa
005YY		LCN	Loa
006YY		ADN	Add
007YY		SBN	Subt
010××		LPD	Log
01100	\times	LPM	Log
011××		LPI	Log
01200	\times	LPC	Log
012××	•	LPF	Log
01300		LPS	Log
013XX		LPB	Log
		LPR	Log
			01
014××		SCD	Sele
01500	\times	SCM	Sele
015××		SCI	Sele
01600	Y	SCC	Sele
016××		SCF	Sele
01700		SCS	Sele
017××		SCB	Sele
		SCR	Sele
			01
020××		LDD	Loa
02100	×	LDM	Loa
021××		LDI	Loa
02200	Y	LDC	Loa
022××		LDF	Loa
02300		LDS	Loa
023××		LDB	Loa
		LDR	Loa
024××		LCD	Loa
02500	×	LCM	Loa
025××	_		Loa
02600	Y	LCC	Loa
026××		LCF	Loa
02700		LCS	Loa
027××		LCB	Loa
		LCR	Loa

d No Address d Complement No Address No Address tract No Address gical Product Direct gical Product Memory gical Product Indirect pical Product Constant ical Product Forward gical Product Specific gical Product Backward gical Product Relative, 12×× or 013×× ective Complement Direct ective Complement Memory ective Complement Indirect ective Complement Constant ective Complement Forward ective Complement Specific ective Complement Backward ective Comp. Relative, 16XX or 017XX ad Direct ad Memory ad Indirect ad Constant ad Forward ad Specific ad Backward ad Relative, 022XX or 023XX ad Complement Direct ad Complement Memory ad Complement Indirect ad Complement Constant ad Complement Forward ad Complement Specific ad Complement Backward ad Comp. Relative, 026XX or $027 \times \times$

FFFEE	G	MNEMONIC	OPERATION
030××		ADD	Add Direct
03100	×	ADM	Add Memory
031××		ADI	Add Indirect
03200	Y	ADC	Add Constant
032××		ADF	Add Forward
03300		ADS	Add Specific
033××		ADB	Add Backward
		ADR	Add Relative, 032XX or 033XX
034××		SBD	Subtract Direct
03500	×	SBM	Subtract Memory
035××		SBI	Subtract Indirect
03600	Y	SBC	Subtract Constant
036××		SBF	Subtract Forward
03700		SBS	Subtract Specific
037××		SBB	Subtract Backward
		SBR	Subtract Relative, 036XX or 037XX
$040 \times \times$		STD	Store Direct
04100	×	STM	Store Memory
041××		STI	Store Indirect
04200	Y	STC	Store Constant
042××		STF	Store Forward
04300		STS	Store Specific
043××		STB	Store Backward
		STR	Store Relative, $042 \times \times$ or $043 \times \times$
$044 \times \times$		SRD	Shift Replace Direct
04500	×	SRM	Shift Replace Memory
$045 \times \times$		SRI	Shift Replace Indirect
04600	Y	SRC	Shift Replace Constant
046××		SRF	Shift Replace Forward
04700		SRS	Shift Replace Specific
047××		SRB	Shift Replace Backward
		SRR	Shift Replace Relative, 046XX or 047XX
050××		RAD	Replace Add Direct
05100	×	RAM	Replace Add Memory
051××		RAI	Replace Add Indirect
05200	Y	RAC	Replace Add Constant
052××		RAF	Replace Add Forward
			· · · · ·

FFFEE	G	MNEMONIC	OPERATION
05300		RAS	Replace Add Specific
053XX		RAB	Replace Add Forward
		RAR	Replace Add Relative, 052XX
			or 053××
$054 \times \times$		AOD	Replace Add One Direct
05500	×	AOM	Replace Add One Memory
055××		AOI	Replace Add One Indirect
05600	Y	AOC	Replace Add One Constant
$056 \times \times$		AOF	Replace Add One Forward
05700		AOS	Replace Add One Specific
057××		AOB	Replace Add One Backward
		AOR	Replace Add One Relative,
060222			056×× or 057××
060XX		ZJF	Zero Jump Forward
061XX		NZF	Non-Zero Jump Forward
062XX		PJF	Positive Jump Forward Negative Jump Forward
063XX 064XX			
065XX		ZJB NZB	Zero Jump Backward Non-Zero Jump Backward
066XX		PJB	Positive Jump Backward
067XX		NJB	Negative Jump Backward
00777		ZJR	
		ZJR	Zero Jump Relative, 060XX or 064XX
		NZR	Non-Zero Jump Relative,
			061XX or 065XX
		PJR	Positive Jump Relative,
			062×× or 066××
		NJR	Negative Jump Relative,
050222			063×× or 067××
070×× 07100	×	JPI JPR	Jump Indirect Return Jump
			•
071XX	\sim	JFI	Jump Forward Indirect
07200 072××	×		Initiate Buffer Input
	\sim		Normal Input
07300 073××	×	IBO OUT	Initiate Buffer Output Normal Output
073XX 074YY		OTN	•
074 ¥ ¥ 07500	Y	EXC	Output No Address External Function Constant
07500 075××	T	EXF	
01374			External Function Forward

FFFEE	G	MNEMONIC
07600		INA
076××		HWI
07677		ΟΤΑ
07700		HLT
0770Ƴ		SLS
077\0	\mathbf{X}	SLJ
077YY	\times	SJS
07777		HLT
10000		ERRG
1000×		NOPG
10011	Y	BBC1
10012	Y	BBC2
10013	Y	BBC3
10014	Y	BBC4
10015	Y	BBC5
10016	Y	BBC6
10017	Y	BBC7
10022	×	ATE2
10023	×	ATE3
10024	×	ATE4
10025	×	ATE5
10026	×	ATE6
10027	×	ATE7
10032	×	ATX2
10033	×	
10034	×	ATX4
10035	×	ATX5
10036 10037	××	ATX6
10037		АТХ7 ЕТА2
10042		ETA2 ETA3
10044		ETA4
10045		ETA5
10046		ETA6
10040		ETA7
10052		INA2
10053		INA3
10054		INA4
10055		INA5

Input to A Half Write Indirect Output from A Halt Selective Stop Selective Jump Selective Stop; Jump Halt Error Stop No Operation Set Internal BBC Set External 2 BBC Set External 3 BBC Set External 4 BBC Set External 5 BBC Set External 6 BBC Set External 7 BBC A to BER, Channel 2 A to BER, Channel 3 A to BER, Channel 4 A to BER, Channel 5 A to BER, Channel 6 A to BER, Channel 7 A to BXR, Channel 2 A to BXR, Channel 3 A to BXR, Channel 4 A to BXR, Channel 5 A to BXR, Channel 6 A to BXR, Channel 7 BER, Channel 2, to A BER, Channel 3, to A BER, Channel 4, to A BER, Channel 5, to A BER, Channel 6, to A BER, Channel 7, to A Input to A, Channel 2 Input to A, Channel 3 Input to A, Channel 4 Input to A, Channel 5

FFFEE	G	MNEMONIC
10056		INA6
10057		INA7
10062	×	IB12
10063	×	IBI3
10064	×	IB14
10065	×	IBI5
10066	×	IBI6
10067	×	IBI7
10072	. ×	IBO2
10073	×	IBO3
10074	×	IBO4
10075	×	IBO5
10076	×	IBO6
10077	×	IBO7
10100		AMOD
10101		GMOD
10102		CTCI
10103	×	RCJP
10104		XAQ
10105 10106	\sim	ERTA
	××	JPIB
10107 10110	x	JRIB ZJRB
10111	×	NZRB
10112	×	PJRB
10113	×	NJRB
10114	×	UJRB
10115	×	BITJ
10120		
10121		
10122		
10123		
10124		
10125		

FFFEE	3	MNEMONIC
10126		
10127		
10130 10140		CTAQ SIL0
10141		SIL1
10142		SIL2
10143		SIL3
10144		SIL4
10145		SIL5
10146		SIL6
10147		SIL7
10152	Y	EXC2
10153	Y	EXC3
10154		EXC4
10155	Y	EXC5
10156	Y	EXC6
10157	Y	EXC7
10162	×	MTM2
10164	×	MTM4
10166	×	MTM6
10172		CBC2
10173		CBC3
10174		CBC4
10175		CBC5
10176		CBC6
10177		CBC7
	×	JPRG
104ZZ	×	ZJ

Clear Interrupt Lockout, Channel 6
Clear Interrupt Lockout,
Channel 7 Bank Controls to AQ
Set Master Lockout
Set Interrupt Lockout, Channel 1
Set Interrupt Lockout, Channel 2
Set Interrupt Lockout, Channel 3
Set Interrupt Lockout, Channel 4
Set Interrupt Lockout, Channel 5
Set Interrupt Lockout, Channel 6
Set Interrupt Lockout, Channel 7
External Function Constant,
Channel 2
External Function Constant,
Channel 3
External Function Constant,
Channel 4
External Function Constant,
Channel 5
External Function Constant,
Channel 6
External Function Constant, Channel 7
Memory-to-Memory Transfer,
Channel 2
Memory-to-Memory Transfer,
Channel 4
Memory-to-Memory Transfer,
Channel 6
Clear Buffer Controls, Channel 2
Clear Buffer Controls, Channel 3
Clear Buffer Controls, Channel 4
Clear Buffer Controls, Channel 5
Clear Buffer Controls, Channel 6 Clean Buffer Controls, Channel 7
Clear Buffer Controls, Channel 7 Return Jump – EM
Zero Jump - EM

FFFEE	G	MNEMONIC
105ZZ	×	NZ
106ZZ	×	PJ
107ZZ	×	NJ
110ZZ	×	LP
11100	×	LPIB
11101	×	LPRB
111YY	×	LPMX
113YY		ARS
114ZZ	×	SC
11500	×	SCIB
11501	×	SCRB
115YY	×	SCMX
117YY		ALS
120ZZ	×	LD
12100	×	LDIB
12101	\times	LDRB
121YY	×	LDMX
12377		QRS
124ZZ	×	LC
12500	×	LCIB
12501	×	LCRB
125YY	×	LCMX
127YY		QLS
130ZZ	×	AD
13100	×	ADIB
13101	×	ADRB
131YY	×	ADMX
133YY		LRS
134ZZ		SB
13500	×	SBIB
13501	×	SBRB
135YY	×	SBMX
137YY		LLS
140ZZ	×	ST
14100	×	STIB
14101	×	STRB
141YY	×	STMX

Non-Zero Jump - EM Positive Jump - EM Negative Jump - EM Logical Product - EM Logical Product Indirect - EB Logical Product Relative - EB Logical Product - MX A Right Shift Selective Complement - EM Selective Complement Indirect -EΒ Selective Complement Relative -EB Selective Complement - MX A Left Shift Load - EM Load Indirect - EB Load Relative - EB Load - MX **Q** Right Shift Load Complement - EM Load Complement Indirect - EB Load Complement Relative - EB Load Complement - MX Q Left Shift Add - EM Add Indirect - EB Add Relative - EB Add - MX AQ Right Shift Subtract - EM Subtract Indirect - EB Subtract Relative - EB Subtract - MX AQ Left Shift Store - EM Store Indirect - EB Store Relative - EB Store - MX

FFFEE	G	MNEMONIC
143ZZ	×	SRJP
144ZZ	×	SR
14500	×	SRIB
14501	×	SRRB
145YY	×	SRMX
147ZZ	×	DRJP
150ZZ	×	RA
15100	×	RAIB
15101	×	RARB
15 1YY	×	RAMX
153YY		SDCG
154ZZ	×	AO
15500	×	AOIB
15501	×	AORB
155YY	×	AOMX
157YY		SICG
160ZZ	×	LQ
16100	×	LQIB
16101	×	LQRB
161YY	×	
16200	Y	LQC
164ZZ	×	SQ
16500	×	SQIB
16501	×	SQRB
165YY	×	SQMX
16600	Y	SQC
167ZZ	×	HW
170ZZ	×	MU
17100	×	MUIB
17101	×	MURB
171YY	×	MUMX
17200	Y	MUC
173ZZ	×	HILO
174ZZ	×	DV
17500	×	DVIB
17501	×	DVRB
175YY	×	DVMX

OPERATION Set Rel Bank Control; Jump-EM Shift Replace - EM Shift Replace Indirect - EB Shift Replace Relative - EB Shift Replace - MX Set Dir and Rel Bank Controls; Jump - EM Replace Add - EM Replace Add Indirect - EB Replace Add Relative - EB Replace Add - MX Set Dir Bank Control - EM Replace Add One - EM Replace Add One Indirect - EB Replace Add One Relative - EB Replace Add One - MX Set Indir Bank Control - EM Load Q - EM Load Q Indirect - EB Load Q Relative - EB Load Q - MX Load Q Constant Store Q - EM Store Q Indirect - EB Store Q Relative - EB Store Q - MX Store Q Constant Half Write - EM Multiply - EM Multiply Indirect - EB Multiply Relative - EB Multiply – MX Multiply Constant High-Low Comparison Divide - EM Divide Indirect - EB Divide Relative - EB Divide - MX

FFFEE G MNEMONIC

OPERATION

17600 Y D∨C 177YY HLTG

•

Di∨ide Constant Halt

•

APPENDIX C

MNEMONIC INSTRUCTION CODES

NOTE: EB - Entire Bank; EM - Entire Memory; MX - Memory Index

MNEMONI	<u>C FFFEE</u>	G	OPERATION
ACJ .	0007×		Subtract No Address
AD	130ZZ	×	Add - EM
ADB	033××		Add Backward
ADC	03200	Y	Add Constant
ADD	030××		Add Direct
ADF	032××		Add Forward
ADI	031××		Add Indirect
ADIB	13100	×	Add Indirect - EB
ADM	03100	×	Add Memory
ADMX	131YY	×	Add - MX
ADN	006YY		Add No Address
ADR			Add Relative (032XX or 033XX)
ADRB	13101	×	Add Relative - EB
ADS	03300		Add Specific
AMOD	10100		Select A Mode
AO	154ZZ	×	Replace Add One - EM
AOB	057××		Replace Add One - Backward
AOC	05600	Y	Replace Add One Constant
AOD	054××		Replace Add One Direct
AOF	056××		Replace Add One Forward
AOI	055××		Replace Add One Indirect
AOIB	15500	×	Replace Add One Indirect - EB
AOM	05500	×	Replace Add One Memory
AOMX	155YY	×	Replace Add One - MX
AOR			Replace Add One Relative (056XX or 057XX)
AORB	15501	×	Replace Add One Relative - EB
AOS	05700		Replace Add One Specific
ALS	117YY		A Left Shift
ARS	113YY		A Right Shift

.

MNEMONIC	FFFEE	G
ATE	00105	×
ATE2	10022	×
ATE3	10023	×
ATE4	10024	×
ATE5	10025	×
ATE6	10026	×
ATE7	10027	×
ATX	00106	×
ATX2	10032	×
ATX3	10033	×
ATX4	10034	×
ATX5	10035	×
ATX6	10036	×
ATX7	10037	×
BBC1	10011	Y
BBC2	10012	Y
BBC3	10013	Y Y Y
BBC4	10014	Y
BBC5	10015	
BBC6	10016	Y
BBC7	10017	Y
BITJ	10115	×
BLS	00100	×
CBC	00104	
CBC2	10172	
CBC3	10173	
CBC4	10174	
CBC5	10175	
CBC6	10176	
CBC7	10177	
CIL	00120	
	10120	
	10121	
	10122	
	10123	
	10124	
	10125	
	10126	
CIL7	10127	

A to BER A to BER, Channel 2
A to BER, Channel 3
A to BER, Channel 4
A to BER, Channel 5
A to BER, Channel 6
A to BER, Channel 7 A to BXR
A to BXR, Channel 2
A to BXR Channel 3
A to BXR, Channel 3 A to BXR, Channel 4
A to BXR, Channel 5
A to BXR, Channel 6
A to BXR, Channel 7
Set Internal BBC
Set External 2 BBC
Set External 3 BBC
Set External 4 BBC
Set External 5 BBC
Set External 6 BBC
Set External 7 BBC
Bit-by-Bit Jump
Block Store
Clear Buffer Controls
Clear Buffer Controls, Channel 2
Clear Buffer Controls, Channel 3
Clear Buffer Controls, Channel 4
Clear Buffer Controls, Channel 5
Clear Buffer Controls, Channel 6
Clear Buffer Controls, Channel 7
Clear Interrupt Lockout
Clear Master Lockout
Clear Internal Lockout
Clear Interrupt Lockout, Channel 2
Clear Interrupt Lockout, Channel 3
Clear Interrupt Lockout, Channel 4
Clear Interrupt Lockout, Channel 5
Clear Interrupt Lockout, Channel 6
Clear Interrupt Lockout, Channel 7

MNEMONIC FFFEE	G	OPERATION
CTA 00130		Bank Controls to A
CTAQ 10130		Bank Controls to AQ
CTCI 10102		Computer-to-Computer Interrupt
DRJ 0005×		Set Direct and Relative Bank
		Controls; Jump
DRJP 147ZZ	×	Set Direct and Relative Bank
		Controls; Jump - EM
DV 174ZZ	×	Divide - EM
DVC 17600	Y	Divide Constant
DVIB 17500	×	Divide Indirect - EB
DVMX 175YY	×	Divide - MX
DVRB 17501	×	Divide Relative - EB
ERR 00000		Error Stop
ERRG 10000		Error Stop
ERTA 10105		Error Register to A
ETA 00107		BER to A
ETA2 10042		BER, Channel 2, to A
ETA3 10043		BER, Channel 3, to A
ETA4 10044		BER, Channel 4, to A
ETA5 10045		BER, Channel 5, to A
ETA6 10046		BER, Channel 6, to A
ETA7 10047		BER, Channel 7, to A
EXC 07500	Y	Ext Function Constant
EXC2 10152	Y	Ext Function Constant, Ch 2
EXC3 10153	Y	Ext Function Constant, Ch 3
EXC4 10154	Y	Ext Function Constant, Ch 4
EXC5 10155	Y	Ext Function Constant, Ch 5
EXC6 10156	Y	Ext Function Constant, Ch 6
EXC7 10157	Y	Ext Function Constant, Ch 7
EXF and 075XX		Ext Function Forward
GMOD 10101		Select G Mode
HILO 173ZZ	×	High-Low Comparison
HLT 07700		Halt
HLT 07777		Halt
HLTG 177YY		Halt
HW 167ZZ	×	Half Right – EM
HWI 076××		Half Right Indirect
IBI 07200	×	Initiate Buffer Input
IBI2 10062	×	Initiate Buffer Input, Channel 2

MNEMONIC	FFFEE	G
IBI3	10063	×
IBI4	10064	×
IBI5	10065	×
IBI6	10066	×
IBI7	10067	×
IBO	07300	×
IBO2	10072	×
IBO3	10073	×
IBO4	10074	×
IBO5	10075	×
IBO6	10076	×
IBO7	10077	×
INA	07600	
INA2	10052	
INA3	10053	
INA4	10054	
INA5	10055	
INA6	10056	
INA7	10057	
INP	072××	
IRJ	0003×	
JFI	071××	
JPI	070××	
JPIB	10106	×
JPR	07100	×
JPRG	103ZZ	×
JRIB	10107	×
LC	124ZZ	×
LCB	027××	
LCC	02600	Y
LCD	024××	
LCF	026××	
	025××	
LCIB	12500	×
LCM	02500	×
LCMX	125YY	×
LCN	005YY	
LCR		

Initiate Buffer Input, Channel 3				
Initiate Buffer Input, Channel 4				
Initiate Buffer Input, Channel 5				
Initiate Buffer Input, Channel 6				
Initiate Buffer Input, Channel 7				
Initiate Buffer Output				
Initiate Buffer Output, Channel 2				
Initiate Buffer Output, Channel 3				
Initiate Buffer Output, Channel 4				
Initiate Euffer Output, Channel 5				
Initiate Buffer Output, Channel 6				
Initiate Buffer Output, Channel 7				
Input to A				
Input to A, Channel 2				
Input to A, Channel 3				
Input to A, Channel 4				
Input to A, Channel 5 Input to A, Channel 6				
Input to A, Channel 6				
Input to A, Channel 7				
Normal Input				
Set Indirect and Relative Bank				
Controls; Jump				
Jump Forward Indirect				
Jump Indirect				
Jump Indirect – EB				
Return Jump				
Return Jump - EM				
Jump Relative Indirect - EB				
Load Complement - EM				
Load Complement Backward				
Load Complement Constant				
Load Complement Direct				
Load Complement Forward				
L and Complement Indinest				
Load Complement Indirect				
Load Complement Indirect-EB				
Load Complement Indirect-EB Load Complement Memory				
Load Complement Indirect-EB Load Complement Memory Load Complement - MX				
Load Complement Indirect-EB Load Complement Memory Load Complement - MX Load Complement, No Address				
Load Complement Indirect-EB Load Complement Memory Load Complement - MX				

MNEMONIC	FFFEE	G	OPERATION
LCRB	12501	×	Load Complement Relative-EB
LCS	02700		Load Complement Specific
LD	120ZZ	×	Load - EM
LDB	023××		Load Backward
LDC	02200	Y	Load Constant
LDD	020××		Load Direct
LDF	022××		Load Forward
LDI	021××		Load Indirect
LDIB	12100	\mathbf{X}	Load Indirect – EB
LDM	02100	×	Load Memory
LDMX	121 YY	×	Load - MX
LDN	004YY		Load No Address
LDR			Load Relative (022XX or 023XX)
LDRB	12101	×	Load Relative - EB
LDS	02300		Load Specific
LLS	137YY		AQ Left Shift
LP	110ZZ	×	Logical Product – EM
LPB	013XX		Logical Product Backward
LPC	01200	×	Logical Product Constant
LPD	010××		Logical Product Direct
LPF	012××		Logical Product Forward
LPI	011××		Logical Product Indirect
LPIB	11100	×	Logical Product Indirect – EB
LPM	01100	×	Logical Product Memory
LPMX	111YY	×	Logical Product - MX
LPN	002YY		Logical Product No Address
LPR			Logical Product Relative
			(012×× or 013××)
LPRB	11101	×	Logical Product Relative - EB
LPS	01300		Logical Product Specific
LQ	160ZZ	×	Load Q
LQC	16200	Y	Load Q Constant
LQIB	16100	×	Load Q Indirect – EB
LQMX	161YY	×	Load Q - MX
LQRB	16101	×	Load Q Relative - EB
LRS	133YY		AQ Right Shift
LS1	00102		Left Shift One
LS2	00103		Left Shift Two
LS3	00110		Left Shift Three

MNEMONIC	FFFEE	G	OPERATION
LS6	00111		Left Shift Six
MTM2	10162	×	Memory-to-Memory Transfer, Channel 2
MTM4	10164	×	Memory-to-Memory Transfer, Channel 4
МТМ6	10166	×	Memory-to-Memory Transfer, Channel 6
мин	00113		Multiply A by 100
мит	00112		Multiply A by 10 10
МЦ	170ZZ	×	Multiply - EM
MUC	17200	Y	Multiply Constant
MUIB	17100	×	Multiply Indirect - EB
MUMX	171YY	×	Multiply – MX
MURB	17101	×	Multiply Relative - EB
NJ	107ZZ	×	Negative Jump – EM
NJB	067××		Negative Jump Backward
NJF	063XX		Negative Jump Forward
NJR			Negative Jump Relative
NJRB	10113	×	Negative Jump Relative – EB
NOP	0000×		No Operation
NOPG	1000×		No Operation
NZ	105ZZ	×	Non-Zero Jump - EM
NZB	065XX		Non-Zero Jump Backward
NZF	061XX		Non-Zero Jump Forward
NZR			Non-Zero Jump Relative
NZRB	10111	×	Non-Zero Jump Relative - EB
OTA	07677		Output From A
OTN	074YY		Output No Address
OUT	073XX		Normal Output
PJ	106ZZ	×	Positive Jump – EM
PJB	066××		Positive Jump Backward
PJF	062××		Positive Jump Forward
PJR			Positive Jump Relative
PJRB	10112	×	Positive Jump Relative - EB
PTA	00101		P to A
QLS	127YY		Q Left Shift
QRS	123YY		Q Right Shift
RA	150ZZ	×	Replace Add - EM
RAB	053××		Replace Add Backward

C-6

MNEMONIC	FFFEE	G	OPERATION
RAC	05200	Y	Replace Add Constant
RAD	050××	•	Replace Add Direct
RAF	052××		Replace Add Forward
RAI	051××		Replace Add Indirect
RAIB	15100	×	Replace Add Indirect – EB
RAM	05100	×	Replace Add Memory
RAMX	151YY	×	Replace Add - MX
RAR			Replace Add Relati∨e
			(052×× or 053××)
RARB	15101	×	Replace Add Relative - EB
RAS	05300		Replace Add Specific
RCJP	10103	×	AQ Bank Controls; Jump
RS1	00114		Right Shift One
RS2	00115		Right Shift Two
SB	134ZZ	×	Subtract - EM
SBB	037××		Subtract Backward
SBC	03600	Y	Subtract Constant
SBD	034××		Subtract Direct
SBF	036××		Subtract Forward
SBI	035××		Subtract Indirect
SBIB	13500	×	Subtract Indirect - EB
SBM	03500	×	Subtract Memory
SBMX	135YY	×	Subtract - MX
SBN	007YY		Subtract No Address
SBR			Subtract Relative (036XX or
			037××)
SBRB	13501	×	Subtract Relative - EB
SBS	03700		Subtract Specific
SBU	0014×		Set Buffer Bank Control
SC	114ZZ	×	Selective Complement - EM
SCB	017××		Selective Complement
			Backward
SCC	01600	Y	Selective Complement Constant
SCD	014××		Selective Complement Direct
SCF	016××		Selective Complement Forward
SCI	015××	× /	Selective Complement Indirect
SCIB	11500	×	Selective Complement Indirect- EB
SCM	01500	×	Selective Complement Memory

C-7

MNEMONIC	FFFEE	G	OPERATION
SCMX	115YY	×	Selective Complement – MX
SCN	003YY		Selective Complement No
			Address
SCR			Selective Complement
			Relative (016XX or 017XX)
SCRB	11501	×	Selective Complement
			Relative-EB
SCS	01700		Selective Complement Specific
SDC	0004×		Set Direct Bank Control
SDCG	153YY		Set Direct Bank Control-EM
SIC	0002×		Set Indirect Bank Control
SICG	157YY		Set Indirect Bank Control-EM
SID	0006×		Set Indirect and Direct Bank Controls INTERALPT
SIL0	10140		Set Master/Lockout
SIL1	10141		Set Indirect Lockout, Channel 1
SIL2	10142		Set Indirect Lockout, Channel 2
SIL3	10143		Set Indirect Lockout, Channel 3
SIL4	10144		Set Indirect Lockout, Channel 4
SIL5	10145		Set Indirect Lockout, Channel 5
SIL6	10146		Set Indirect Lockout, Channel 6
SIL7	10147		Set Indirect Lockout, Channel 7
SJS	077YY	×	Selective Stop; Jump
SLJ	077\0	×	Selective Jump
SLS	0770Ƴ		Selective Stop
SQ	164ZZ	×	Store Q - EM
SQC	16600	Y	Store Q Constant
SQIB	16500	×	Store Q Indirect – EB
SQMX	165YY	×	Store Q - MX
SQRB	16501	×	Store Q Relative – EB
SRJ	0001×		Set Relative Bank Control;
			Jump
SRJP	143ZZ	×	Set Relative Bank Control;
			Jump – EM
SR	144ZZ	×	Shift Replace - EM
SRB	047××		Shift Replace Backward
SRC	04600	Y	Shift Replace Constant
SRD	044××		Shift Replace Direct
SRF	046××		Shift Replace Forward

.

MNEMONIC	FFFEE	G	OPERATION
SRI	045××		Shift Replace Indirect
SRIB	14500	×	Shift Replace Indirect - EB
SRM	04500	×	Shift Replace Memory
SRMX	145YY	×	Shift Replace – MX
SRR			Shift Replace Relative
			(046×× or 047××)
SRRB	14501	×	Shift Replace Relative - EB
SRS	04700		Shift Replace Specific
STE	0016×		Store BER
STP	0015×		Store P at Location 5X
ST	140ZZ	×	Store - EM
STB	$043 \times \times$		Store Backward
STC	04200	Y	Store Constant
STD	$040 \times \times$		Store Direct
STF	042××		Store Forward
STI	041××		Store Indirect
STIB	14100	×	Store Indirect – EB
STM	04100	×	Store Memory
STMX	141YY	×	Store - MX
STR			Store Relative (042XX or
			043××)
STRB	14101	×	Store Relative - EB
STS	04300		Store Specific
UJRB	10114	×	Unconditional Jump Relative - EB
XAQ	10104		Interchange A and Q
ZJ	104ZZ	×	Zero Jump - EM
ZJB	064××		Zero Jump Backward
ZJF	060××		Zero Jump Forward
ZJR			Zero Jump Relative (060XX
			or 064××)
ZJRB	10110	×	Zero Jump Relative – EB

G02000b

APPENDIX D

INSTRUCTION EXECUTION TIMES

- NOTES: 1. Timing is the approximate number of memory cycles, where one memory cycle is equal to 1.35 microseconds. Two instruction times are given for instructions which take advantage of overlap in memory references. The first time given is a maximum time, assuming all references are made to the same bank of memory. The second time given is a minimum time, assuming instructions are in one bank of memory, data in another bank, and index registers are in a third bank of memory.
 - 2. A single asterisk instead of a timing number indicates timing is determined by external equipment. A double asterisk indicates that timing is dependent on cable length. A triple asterisk indicates timing is dependent on the number of shifts involved. If $n \leq 7$, shift time is equal to one memory cycle, where n = number of shifts. If n > 7, shift time = $1 + \frac{n - 7}{11}$.

FFFEE	G	Mnemonic		Timing
00000		ERR		1
0000×		NOP		1
0001×		SRJ		1
0002×		SIC		1
0003×		IRJ		1
0004×		SDC		1
0005×		DRJ		1
0006×		SID		1
0007×		ACJ		1
00100	×	BLS	(no jump)	1
			(jump)	2
00101		PTA	- •	1
00102		LS1		1

FFFEE	G	Mnemonic		Timing
00103		LS2		1
00104		CBC		1
00105	\times	ATE	(no jump)	1
			(jump)	2
00106	\times	ATX	(no jump)	1
			(jump)	2
00107		ETA		1
00110		LS3		1
00111		LS6		1
00112		MUT		1
00113		MUH		1
00114		RS1		1
00115		RS2		1
00120		CIL		1
00130		CTA		1
0014×		SBU		1
0015×		STP		2
0016×		STE		3
002××		LPN		1
003××		SCN		1
004××		LDN		1
005××		LCN		1
006××		ADN		1
007××		SBN		1
010××		LPD		2/1.5
01100	×	LPM		3/2
011××		LPI		3/2
01200	Y	LPC		2
012××		LPF		2
01300		LPS		2/1.5
013××		LPB		2
014××		SCD		2/1.5
01500	×	SCM		3/2
015××		SCI		3/2
01600	Y	SCC		2
016××		SCF		2
01700		SCS		2/1.5
017××		SCB		2
020××	× -			2/1.5
02100	×			3/2
021××		LDI		3/2

D-2

.

	FFFEE	G	Mnemonic	Timing
	02200	Y	LDC	2
	022××		LDF	2
	02300		LDS	2/1.5
	023××		LDB	2
	024××		LDC	2/1.5
	02500	×	LCM	3/2
Ň	025××		LCI	3/2
	02600	Y	LCC	2
	026××		LCF	2
	02700		LCF	2 / 1.5
	027××		LCB	2
	030××		ADD	2/1.5
	03100	×	ADM	3/2
	031XX		ADI	3/2
	03200	Y	ADC	2
	032××		ADF	2
	03300		ADS	2/1.5
	033××		ADB	2
	034××		SBD	2/1.5
	03500	×	SBI	3/2
	035××		SBI	3/2
	03600	Y	SBC	2
	036××		SBF	2
	03700		SBS	2/1.5
	037××		SBB	2
	040××		STD	2/1.5
	04100	$\mathbf{X}^{\mathbf{i}}$	STM	3/2
	041××		STI	3/2
	04200	Y	STC	2
	042××		STF	2
	04300		STS	2/1.5
	043XX		STB	2
	044××		SRD	3/2.5
	04500	×	SRM	4/3
	045××		SRI	4/3
	04600	\checkmark	SRC	
	046××		SRF	3 3
	04700		SRS	3/2.5
	047××		SRB	3
	050××		RAD	3/2.5
	05100	×	RAM	4/3
				-

	FFFEE	G	Mnemonic		Timing
	051×× 05200 052×× 05300 053×× 054×× 05500 055×× 05600 056×× 05700 057×× 060×× 061×× 061×× 062×× 063×× 064×× 065×× 066×× 066×× 066×× 066×× 067×× 070×× 07100 071×× 07100 071×× 07200	G Y X Y X Y Y Y	RAI RAC RAF RAS RAD AOI AOI AOI AOI AOI AOI AOI AOI AOI AOI	(no jump) (jump) (no jump) (jump)	4/3 3 3/2.5 3/2.5 4/3 4/3 3 3/2.5 3 1/2.5 3 1/2.5 3 1/2.5 3 1/2.5 3 1/2.5 3 1/2.5 3 1/2.5 3 1/2.5 3 1/2.5 4/3 4/3 3/2.5 3/2.5 4/3 4/3 3/2.5 3/2.5 4/3 4/3 3/2.5 3/2.5 4/3 4/3 3/2.5 3/2.5 4/3 4/3 3/2.5 3/2.5 3/2.5 4/3 4/3 3/2.5 3/2 1/1 1/1 1/2 2/1.5 3/2 3/2 3/2 3/2 3/2 3/2 3/2 3/2
·	065×× 066×× 067××		NZB PJB NJB		1 1 1
	07100 071×× 07200		JPR JFI IBI		3 2 1 2
	07300	×	IBO		1 2
	074YY 07500 075XX 07600 076XX		OTN EXC EXF INA HWI		*
	07677 07700 0770¥ 077¥9 077¥¥	× ×	OTA HLT SLS SLJ SJS	(no jump) (jump) (no jump)	1 1 2 1
				(jump)	2

D-4

G02000Ь

FFFEE	G	Mnemonic		Timing
07777		HLT		1
10000		ERRG		1
1000×		NOPG		1
1001	z	BBCY		2
1002	×	ATEY	(no jump)	-
			(jump)	2
1003Y	×	ATXY	(no jump)	1
			(jump)	2
1004Ƴ		ETAY	(junip)	ī/*
1005		INAY		*
1006	×	IBIY	(no jump)	1
10001	~		(jump)	2
1007	×	IBOY	(no jump)	1
10071	~		(jump)	2
10100		AMOD	(jump)	1
10101		GMOD		1
10102		CTCI		. 1
10102	×	RCJP		2
10104	~	XAQ		1
10105		ERTA		1
10105	×	JPIB		3/2.5
10107	×	JRIB		•
10110	×	ZJRB	(no iumo)	3
10110	~	ZJRD	(no jump) (jump)	1 2
10111	×	NZRB	(no jump)	1
TOTIT	~	NZND	(jump)	2
10112	×	PJRB	(no jump)	1
10112	~		(jump)	2
10113	×	NJRB	(no jump)	1
10115	~		(jump)	2
10114	×	UJRB	(jump)	2
10115	×	BITJ		2
1012	~			
10130		CTAQ		1
10130		SILY		1
10157	7	EXCY		۱ *
1016	z ×	MTMY	(no jump)	1
	• •		(jump)	2
1017		CBCY	A flammentar A	1
103ZZ	· ×	JPRG		4
104ZZ	×	ZJ	(no jump)	1
			(jump)	2
			· · · · · · · · · · · · · · · · · · ·	

2

D-5

	FFFEE	G	Mnemonic		Timing
	105ZZ	×	NZ	(no jump)	1
				(jump)	2
	106ZZ	×	ÞJ	(no jump)	1
				(jump)	2
	107ZZ	×	NJ	(no jump)	1
				(jump)	2
	110ZZ	\mathbf{X}	LP		3/2
	11100	×	LPIB		4/2.5
	11101	×	LPRB		3
	111 YY	×	LPMX		4/2.5
	113YY		ARS		* * *
	114ZZ	×	SC	÷.	3/2
	11500	×	SCIB		4/2.5
	11501	×	SCRB		3
	11577	×	SCMX		4/2.5
	117YY		ALS		***
	120ZZ	×	LD		2-1/2
	12100	×	LDIB		4/2.5
	12101	×	LDRB		3
	121 YY	×	LDMX		4/2.5
	123 YY		QRS		* * *
	124ZZ	\mathbf{X}	LC		3/2
	12500	×	LCIB		4/2.5
	12501	\mathbf{X}	LCRB		3
	125 YY		LCMX		4/2.5
	127YY		QLS		* * *
	130ZZ	×	AD		3/2
	13100	×	ADIB	×	4/2.5
	13101	\sim	ADRB		3
	131YY	×	ADMX		4/2.5
	13377		LRS		* * *
	134ZZ	×	SB	• •	3/2
	13500	×	SBIB	90 1910 - 1910 1910 - 1910	4/2.5
·	13501	×	SBRB		3
	135YY	×	SBMX	2	4/2.5
	137YY		LLS		* * *
	140ZZ	×	ST		3/2
	14100	×	STIB		4/2.5
	14101	×	STRB		3
	141YY	×	STMX		4/2.5

数化金属容量を行いてきたないためたななない。 2000

FFFEE	G	Mnemonic	Timing
143ZZ	×	SRJP	2
144ZZ	×	SR	4/3
14500	×	SRIB	5/3.5
14501	\times	SRRB	3
145YY	×	SRMX	5/3.5
147ZZ	\times	DRJP	2
150ZZ	\times	RA	4/3
15100	\times	RAIB	5/3.5
15101	\times	RARB	4
151YY	\times	RAMX	5/3.5
153ZZ		SDCG	1
154ZZ	\times	AO	4/3
15500	\times	AOIB	5/3.5
15501	×	AORB	4
155YY	\times	AOMX	5/3.5
157ZZ		SICG	1
160ZZ	\times	LQ	3/2
16100	\times	LQIB	4/2.5
16101	×	LQRB	3
161YY	×		4/2.5
16200	Y	LQC	2
164ZZ	×	SQ	3/2
16500	×	SQIB	4/2.5
16501	×	SQRB	3
165YY	×	SQMX	4/2.5
16600	Y	SQC	2
167ZZ	×	HW	3/2
170ZZ	×	MU	5/4
17100	×	MUIB	6/4.5
17101	×	MURB	5
171YY	×	MUMX	6/4.5
17200	Y	MUC	4
173ZZ	×	HILO	4
174ZZ	×	DV	6/5
17500	×	DVIB	7/5.5
17501	×	DVRB	6
175YY	×	DVMX	7/5.5
17600	Y	DVC	5
177××		HLTG	1

G02000c

APPENDIX E

EXTERNAL FUNCTION CODES AND STATUS RESPONSES

- 1. 176G INPUT/OUTPUT TYPEWRITER
 - A. External Function Codes
 4210 Select typewriter output
 4220 Select typewriter input
 4240 Request typewriter status
 - B. Status Response Codes
 0000 Typewriter ready
 0004 Typewriter power off
 0010 Typewriter not in computer status
 0020 Input character ready
 0040 Output in use
 - NOTE: If a second typewriter is added, the master bits will be 43.

2. 162G MAGNETIC TAPE SYNCHRONIZER

A. External Function Codes

- 111X Write tape X (6-bit) if OUT is given
- 111X Write end-of-file mark if no OUT is given
- 211X Write tape X (12-bit) if OUT is given
- 112X Backspace tape X one record if INA is given
- 112X Search backward to end-of-file mark on tape X if no INA is given
- 113X Read forward tape X (6-bit) if INP is given
- 213× Read forward tape × (12-bit) if INP is given
- 113× Search forward tape × for end-of-file mark if no INP is given
- 114× Request tape × status (6-bit)
- 115× Rewind unload tape ×
- 116× Rewind load tape ×
- 1171 Set tapes to odd parity

G02000c

- 1172 Set tapes to even parity (BCD)
 214X Request tape X status (12-bit)
 210X High density, tape X
 110X Low density, tape X
- B. Status Response Codes
 0000 Odd parity selected no errors
 0001 Even parity selected no errors
 0002 Tape X not ready
 0004 Horizontal and/or vertical parity error
 0015 Illegal BCD detected on write
 0020 End-of-file mark read
 0040 End-of-tape or load point sensed
 0100 Tape X high density
 0200 Tape X busy
- NOTE: The master bits 12, 13, 22, and 23 are used for second and third tape control. The "X" in the above codes can range from 0 to 7.

3. 165G PLOTTER

- A. External Function Codes
 4401 Select plotter for write operation
 4440 Select plotter for read operation
- B. Follow 4401 with output instruction and transmit one or more of these: 0001 Move carriage and pen .01" in +X direction 0002 Move carriage and pen .01" in -X direction 0004 Rotate drum .01" in -Y direction 0005 Carriage and pen move .01" in +X direction, drum rotates in -Y direction .01" 0006 Carriage and pen move .01" in -X direction. drum rotates in -Y direction .01" 0010 Rotate drum .01" in +Y direction 0011 Carriage and pen move .01" in +X direction, drum rotates in +Y direction .01" 0012 Carriage and pen move .01" in -X direction, drum rotates in +Y direction .01" 0020 Move pen down to paper 0040 Move pen away from paper

E-2

- C. Status Response Codes Status is obtained by selecting the unit for reading. The obtained status is the value of the 12 switches on the unit.
- 4. 405 CARD READER (Hollerith Facility)
 - A. External Function Codes
 4500 EF clear
 4501 Free run read (automatic Hollerith to BCD and pack)
 4502 Single cycle read (automatic Hollerith to BCD and pack)
 4505 FRR, card image input
 4506 SCR, card image input
 4510 Gate card to secondary bin
 4540 Check status
 - B. Status Response Codes
 0000 Card reader ready
 0001 Hopper empty
 0002 Primary or secondary stacker jammed
 0004 Read failure
 0010 Late input request
 0020 Amplifier failure
 0040 Manual or motor power off
 0100 Read comparison error
 0200 End-of-file
 0400 Hollerith to BCD on last read
- 5. 170G CARD PUNCH CONTROL UNIT
 - A. External Function Codes 3000 EF clear 3002 Punch 3040 Check status
 - B. Status Response Codes
 0000 170G ready
 0200 MS in 1604 position
 2000 Punch not ready

6. 1612G HIGH-SPEED PRINTER

A. External Function Codes 0600 Select printer and do not interrupt on ready 0601 Space paper one line 0602 Space paper two lines 0603 Skip to format channel 7 0604 Skip to format channel 8 0605 Print information and advance paper 0606 Do not advance paper after next print 0607 Select printer and interrupt on ready 0610 Clear monitor channels 1-6 0611 Select monitor channel 1 0612 Select monitor channel 2 0613 Select monitor channel 3 0614 Select monitor channel 4 0615 Select monitor channel 5 0616 Select monitor channel 6

B. Status Response Codes
 0000 Printer not ready
 4000 Printer ready

NOTE: Status is always available on the 1612G. No request is necessary.

7. 8528G DIGITAL DATA TERMINAL

- A. External Function Codes
 3400 Select status
 3401 Select interrupt
 3402 Select receive
 3404 Select transmit
 3406 Clear interrupt selection
- B. Status Response Codes
 0001 Error
 0002 Fake ready set
 4000 Interrupt

APPENDIX F

INPUT/OUTPUT TYPEWRITER CODES

Characters UC	LC	Code	Characters UC	LC	Code
A	a	30	×	×	27
B	b	23	Y	У	25
С	С	16	Z	z	21
D	d	22)	0	56
E	e	20	*	1	74
F	f	26	Ø	2	70
G	g	13	#	3	64
н	ĥ	05	\$	4	62
I	i	14	70	5	66
J	i	32	¢	6	72
ĸ	k	36	ย่	7	60
L	I	11	1/2	8	33
М	m	07	(9	37
N	n	06		-	52
0	0	03	?	1	44
P ·	р	15	11	I	54
Q	q	35	0	+	46
R	r	12	•	•	42
S	S	24	•	;	50
т	t	01		,	40
u	u	34	+	-	02
V	V	17	tab	tab	51
W	w	31	space		04
Backspace		61	Carriage Retur	n	45
Lower Case		57	Upper Case		47

F-1

APPENDIX G

1612G PRINTER CODES

Char	<u>Code</u>	Char	Code	Char	Code	Char	Code
	20	~	66	\vee	25	≤	15
Blank	20	F	66	•	25	2	
0	12	G	67	W	26	[16
1	01	н	70	×	27	C	17
2	02	1	71	Y	30	כ	32
3	03	J	41	Z	31	\rightarrow	35
4	04	ĸ	42	•	73	E	36
5	05	L	43	-	40	~ ^	37
6	06	М	44	+	60	% or v	5 2
7	07	Ν	45	=	13	\$ or 7	53
8	10	0	46	(34	↑	55
9	11	Ρ	47)	74	¥	56
A	61	Q	50	!	21	>	57
в	62	R	51	*	54	<	72
С	63	S	22	,	33	2	75
D	64	Т	23	:	00	?	76
E	65	u	24	ŧ	14	;	77

In last column, codes $\sim \%$ \$ appear if business application, $\land \lor \neg$ for scientific application.

.

APPENDIX H

MAGNETIC TAPE BCD CODES

Character	Code (Octal)	Character	Code (Octal)
$\mathbf{A}^{(1)}$	61	1	01
В	62	2	02
С	63	3	03
D	64	4	04
E	65	5	05
F	66	6	06
G	67	7	07
н	70	8	10
l	71	9	11
J	41	છ	60
к	42	-	40
L	43	(blank)	20
М	44	/	21
Ν	45	.(period)	73
0	46	\$ *	53
·P	47	*	54
Q	50	, (comma)	33
R	51	%	34
S T	22	#	13
т	23	©	14
u	24	¥	74
\vee	25	0 (numerical zero)	12
W	26	record mark	32
×	27	0 (minus zero)	52
× Y Z	30	0 (plus zero)	72
Z	31	group mark	77
0	12	tape mark	17

•

H-1

APPENDIX I

PUNCHED CARD CODES

.

Char	Card	BCD	Char	Card	BCD	Char	Card	BCD	Char	Card	BCD
1, 1			+	12	60	-	11	40			20
1	1	01	Å	12 1	61	J	1 1 1	41	/	0 1	21
2	2	02	в	12 2	62	к	11 2	42	S	0 2	22
3	3	03	С	12 3	63	L	11 3	43	т	0 3	23
4	4	04	D	12 4	64	м	1 1 4	44	u	04	24
5	5	05	E	12 5	65	Ν	1 1 5	45	\checkmark	0 5	25
6	6	06	F	12 6	66	0	11 6	46	w	0 6	26
7	7	07	G	12 7	67	P	11 7	47	×	0 7	27
8	8	10	н	12 8	70	Q	11 8	50	Y	0 8	30
9	9	11	I	12 9	71	R	11 9	51	z	0 9	31
0	0	12		12 0	7 2	ō	1 1 0	52			
=	8,3	13	•	12 8,3	73	\$	11 8,3	53	•	0 8,3	33
-	8,4	14)	12 8,4	74	*	11 8,4	54	(0 8,4	34

+ -1

,

APPENDIX J

TABLE OF POWERS OF 2

J-1

APPENDIX K

OCTAL-DECIMAL INTEGER

CONVERSION TABLE

.

整要が発展的なないなどのと多くでものです。

to to 0010 0009 0010 0011 0011 0012 0013 0014 0015 0010 0026 0026 0027 0213 0014 0015 0010 0026 0027 0226 0223 0224 0226 022	006 007 0400 0256 0257 0258 0259 0260 0261 0262 0263 014 0015 0410 0264 0265 0266 0267 0268 0269 0271 0278 0279 0271 0278 0279 0271 0278 0279 0278 0279 0278 0279 0278 0279 0278 0279 0278 0279 0278 0279 0279 0279 0279 0279 0279 0279 0279 0279 0279 0279 0279 0279 0279 0279 0279 0279 0279 0230 0301<	0007 0015 0023 0031 0039 0047 0055 0063 0071 0079 0087 0087	0006 0014 0022 0030 0038 0046 0054	0005 0013 0021 0029 0037	0004 0012 0020 0028	0011 0019	0002 0010	0001 0009			0000
to to<	114 0015 0410 0264 0265 0266 0277 0278 0277 0278 0277 0278 0277 0278 0277 0278 0277 0278 0277 0278 0277 0278 0277 0278 0277 0278 0278 0278 0278 0278 0278 0278 0278 0278 0278 0278 0278 0278 0278 0278 0278 0279 0271 0278 0278 0279 0299 0290 0300 0301 0302 03031	0015 0023 0031 0039 0047 0055 0063 0071 0079 0087 0095	0014 0022 0030 0038 0046 0054	0013 0021 0029 0037	0012 0020 0028	0011 0019	0010	0009			
Operanal (0crai) Operanal (0crai) <thoperanal (0crai) <thoperanal (0crai)<td>130 0031 0430 0280 0281 0229 0230 0224 0225 0228 0229 0301 03031 0331 0331</td><td>0031 0039 0047 0055 0063 0071 0079 0087 0095</td><td>0030 0038 0046 0054</td><td>0029 0037</td><td>0028</td><td></td><td>0010</td><td></td><td></td><td></td><td>to</td></thoperanal </thoperanal 	130 0031 0430 0280 0281 0229 0230 0224 0225 0228 0229 0301 03031 0331 0331	0031 0039 0047 0055 0063 0071 0079 0087 0095	0030 0038 0046 0054	0029 0037	0028		0010				to
Uncernal Doctal Decimal 10000 Operation (Decimal Decimal 10000 Operation (Decimal Decimal 10000 Operation (Decimal Decimal 10000 Operation (Decimal Decimal Decimal Display) Operation (Decimal Display) Operation	338 0039 0440 0286 0289 0290 0291 0282 0293 0294 0294 0294 0294 0294 0294 0296 0290 0300 0301 0302 0302 0302 0302 0303 0311 0312 0303 0311 0311 0311 0311 0311 0311 0314 0315 0316 0303 0331 0334 0335 0334 0335 0334 0335 0334 0334 0335 0334 0334 0335 0334 0335 0334 0335 0334 0335 0334 0335 0334 0335 0334 0335 0334 0335 0334 0335 0334 0335 0336 0337 0338 0338	0039 0047 0055 0063 0071 0079 0087 0095	0038 0046 0054	0037							0511
Obside Obside<	146 0.047 0.450 0.298 0.297 0.298 0.299 0.300 0.301 0.302 0.302 154 0.055 0.460 0.304 0.305 0.306 0.307 0.308 0.309 0.310 0.311 0.313 0.314 0.315 0.315 0.316 0.317 0.318 0.311 0.313 0.311 0.312 0.313 0.314 0.314 0.314 0.314 0.314 0.314 0.314 0.314 0.314 0.342 0.333 0.331 0.332 0.333 0.334 0.334 0.334 0.334 0.334 0.334 0.334 0.334 0.334 0.334 0.334 0.334 0.334 0.334 0.335 0.336 </td <td>0047 0055 0063 0071 0079 0087 0095</td> <td>0046 0054</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>(Decimal)</td>	0047 0055 0063 0071 0079 0087 0095	0046 0054								(Decimal)
Octai Decimal 0000 0048 0049 0050 0051 0052 0053 0054 0055 04470 0306 0307 0306 0307 0306 0307 0306 0307 0306 0307 0306 0307 0307 0317 0311 0312 0313 0314 0316	154 0055 0460 0304 0305 0306 0307 0308 0309 0310 0311 0311 062 0063 0470 0312 0313 0314 0315 0316 0317 0318 0319 070 0071 0500 0320 0321 0322 0323 0331 <td>0055 0063 0071 0079 0087 0095</td> <td>0054</td> <td></td> <td>0036</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	0055 0063 0071 0079 0087 0095	0054		0036						
Oct-II Decimal 10000 - 4005 0070 0056 0059 0060 0061 0062 0063 0470 0312 0314 0315 0316 0317 0318 0331 0331 0333 033 033 0331<	162 0063 0470 0312 0313 0314 0315 0316 0317 0318 0319 070 0071 0500 0320 0321 0322 0323 0324 0325 0326 0327 0338 0339 0331 0332 0333 0334 0335 0336 0337 0338	0063 0071 0079 0087 0095									
20000 : 1:32 0100 0664 0665 0066 0070 0071 0500 0320 0321 0321 0322 0323 0323 0331 0333	778 0079 0510 0328 0329 0330 0331 0332 0333 0334 0335 086 0087 0520 0336 0337 0338 0339 0340 0341 0342 0343 0344 0344 0345 0344 0345 0344 0345 0344 0355 0356 0357 0358 0351 0352 0356 0357 0358 0356 0366 0365 0366 0367 0376 0377 0371 0372 0373 0374 0375 0374 0375 0376 0377 0378 0379 0380 0381 0382 0381 0382 0381 0382 0381 0389	0079 0087 0095			0060	0059	0058	0057	0056	0070	Decimal
00000 1:2286 0110 0072 0073 0074 0075 0078 0079 0510 0228 0230 0331 0332 0331 0331 0332 0331 0332 0331 0332 0331	778 0079 0510 0328 0329 0330 0331 0332 0333 0334 0335 086 0087 0520 0336 0337 0338 0339 0340 0341 0342 0343 0344 0344 0345 0344 0345 0344 0345 0344 0355 0356 0357 0358 0351 0352 0356 0357 0358 0356 0366 0365 0366 0367 0376 0377 0371 0372 0373 0374 0375 0374 0375 0376 0377 0378 0379 0380 0381 0382 0381 0382 0381 0382 0381 0389	0079 0087 0095									- 4096
Junco: 1228 OBB OBB OBE	186 0.087 0.520 0.336 0.337 0.338 0.336 0.341 0.342 0.343 194 0.095 0.530 0.344 0.345 0.346 0.347 0.348 0.349 0.350 0.341 0.345 0.346 0.345 0.346 0.345 0.355 0.356 0.356 0.356 0.356 0.356 0.356 0.357 0.378 0.377 0.378 0.377 0.378 0.377 0.378 0.377 0.378 0.377 0.378 0.377 0.386 0.381 </td <td>0087 0095</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>- 8192</td>	0087 0095									- 8192
40000 19.84 0130 -0086 0089 0090 0091 0092 0093 0094 0095 0030 2346 0246	194 0095 0530 0344 0345 0346 0347 0348 0349 0350 0351 102 0103 0540 0352 0353 0354 0355 0356 0357 0356 0357 0372 0373 0374 0372 0373 0374 0378 0389 0389 0389 0389 0389 0389 0389 0389 0389 0389 0389 0389 0389 0389 0389 0389	0095									- 12288
50000 - 24872 0140 0086 0087 0088 0089 0100 0110 0112 0133 0344 0035 0356 0357 0376 0370 0376 0370 0376 0370 0376 0370 0376 0370 0386 0381 0382 0381 0382 0381 0382 0381 0382 0381 0382 0381 0382 0381 0382 0381 0382 0381 0382 0381 0382 0381 0382 0381 0382 0381 0382 0381 0382 0381 0382 0381 0382 0381 0382 0381	0102 0103 0540 0352 0353 0354 0355 0356 0357 0358 0356 0357 0358 0356 0356 0356 0356 0356 0356 0356 0356 0356 0356 0356 0356 0356 0356 0356 0356 0356 0357 0377 0377 0377 0377 0378 0377 0378 0377 0378 0377 0378 0379 0380 0381 0382 0381 126 0127 0570 0376 0377 0378 0377 0378 0379 0380 0381 0382 0380 0381 0382 0380 0381 0380 0380 0381 0380 0380 0381 0380 0380 0381 0380 0380 0381 0380 0380 0381 0380 0380 0381 0380 0381 0380 0381 0380 0381 0380 0381 0380 038										- 16384
60000 24576 0150 0104 0150 0160 0117 0160 0110 0111 050 0360 0360 0361 0322 0233 0334 0335 0336 <t< td=""><td>110 0111 0550 0360 0361 0362 0364 0365 0366 0377 118 0119 0560 0368 0369 0370 0371 0372 0373 0374 0375 0374 0375 0374 0375 0374 0375 0371 0371 0371 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0376</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>- 20480</td></t<>	110 0111 0550 0360 0361 0362 0364 0365 0366 0377 118 0119 0560 0368 0369 0370 0371 0372 0373 0374 0375 0374 0375 0374 0375 0374 0375 0371 0371 0371 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0374 0375 0376										- 20480
70000 - 28672 0160 0112 0113 0114 0115 0115 0117 0112 0122 0122 0122 0123 0124 0125 0122 0123 0134 0135 0136 0376 0377 0378	118 0119 0560 0368 0369 0370 0371 0372 0373 0374 0375 126 0127 0570 0376 0376 0377 0378 0379 0380 0381 0382 0383 134 0135 0600 0384 0385 0386 0387 0388 0389 0390 0391 142 0143 0610 0322 0333 0334 0355 0386 0389 0390 0391 150 0151 0620 0400 0401 0410 0411 0412 0413 0414 0414 158 0159 0630 0424 0425 0420 0421 0422 0423 0431 0431 0413 0414 0414 182 0183 0650 0424 0423 0431 0432 0433 0433 0433 0433 0433 0433 0433 0433 0444 0445 04										- 24576
0200 0128 0129 0130 0131 0132 0134 0135 0600 0384 0386 0387 0388 0386 0387 0386 <th< td=""><td>134 0135 0600 0384 0385 0386 0387 0388 0389 0390 0391 142 0143 0610 0392 0393 0394 0395 0396 0397 0398 0399 0390 0391 150 0151 0620 0400 0401 0402 0403 0404 0405 0406 0409 1560 0157 0660 0408 0409 0410 0411 0411 0412 0421 0422 0422 0423 0430 0431 0433 04444 0445 0446</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>- 28672</td></th<>	134 0135 0600 0384 0385 0386 0387 0388 0389 0390 0391 142 0143 0610 0392 0393 0394 0395 0396 0397 0398 0399 0390 0391 150 0151 0620 0400 0401 0402 0403 0404 0405 0406 0409 1560 0157 0660 0408 0409 0410 0411 0411 0412 0421 0422 0422 0423 0430 0431 0433 04444 0445 0446										- 28672
0210 0136 0137 0138 0140 0141 0142 0143 0610 0322 0338 0395 0386 0397 0382 0230 0152 0153 0154 0155 0156 0157 0158 0159 0620 0406 0401 0411 0412 0423 0424 0425 0426 0421 0421 0421 0421 0421 0421 0421 0421 0421 0421 0421 0421 0421 0421 0421 0421 0423 0431 0441 0440 04	142 0143 0610 0392 0393 0394 0395 0396 0397 0398 0398 150 0151 0620 0400 0401 0402 0403 0404 0405 0406 0401 0402 0403 0404 0405 0406 0401 0411 0411 0412 0413 0411 0411 0412 0422 0423 0424 0424 0424 0424 0424 0424 0424 0424 0424 0424 0424 0424 0443 0444 0444 0444 0444 0445 0446 0447 0444 0444 0444 0444 0445 0446	0127	0126	0125	0124	0123	0122	0121	0120	0170	
0220 0144 0145 0149 0150 0150 0151 0050 0400 0410 0412 0413 0412 0413 0412 0413 0413 0413 0413 0410 <th< td=""><td>150 0151 0620 0400 0401 0402 0403 0404 0405 0406 0407 158 0159 0630 0408 0409 0410 0411 0412 0413 0414 0415 0417 0422 0423 0421 0422 0423 0421 0422 0423 0421 0422 0423 0431 0431 0431 0431 0431 0433 0444 0445 0446 0446 0445 0446 0445 0446 0445 0446 0445 0446 0446 0446 0445 0446 0446 0446 0445 0446 0446 0445 0446 0447 0473</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>	150 0151 0620 0400 0401 0402 0403 0404 0405 0406 0407 158 0159 0630 0408 0409 0410 0411 0412 0413 0414 0415 0417 0422 0423 0421 0422 0423 0421 0422 0423 0421 0422 0423 0431 0431 0431 0431 0431 0433 0444 0445 0446 0446 0445 0446 0445 0446 0445 0446 0445 0446 0446 0446 0445 0446 0446 0446 0445 0446 0446 0445 0446 0447 0473										
0230 0152 0153 0154 0156 0157 0158 0159 0640 0460 0410 0411 0411 0412 0413 0411 0412 0413 0411 0412 0413 0411 0411 0411 0411 0411 0411 0411 0411 0411 0412 0433 043 0433 043 0433 0431 0441 0442 0443 0444 0445 0446 0445 0446 0441 0441 0442 0431 0441 0	158 0159 0630 0408 0409 0410 0411 0412 0413 0414 0415 166 0167 0640 0416 0417 0418 0419 0420 0423 0422 0423 0421 0422 0423 0421 0422 0423 0431 0418 0419 0420 0423 0433 0434 0435 0438 0439 0431 0444 0444 0444 0444 0444 0444 0444 0444 0445 0446 0447 0442 0442 0442 0445 0446 0447 0444 0444 0445 0446 0447 0446 0447 0442 0445 0445 0445 0445 0445 0445 0445 0445 0445 0445 0445 0445 0445 0445 0445 0445 0446 0447 0470 0470 0470 0470 0470 0470 0470 0470 0470 0470										
0240 0160 0161 0162 0163 0164 0172 0173 0174 0175 0174 0175 0174 0175 0174 0175 0175 0175 0175 0175 0175 0175 0176 0175 0175 0176 0175 0176 0175 0176 0175 0176 0175 0176 0175 0176 0175 0176 0177 0176 0177 0177 0176 0177 0176 0177 0176 0177 0177 0177 0177 0177 0177 <th< td=""><td>166 0167 0640 0416 0417 0418 0419 0420 0421 0422 0423 0421 0422 0423 0430 0431 0431 0432 0432 0432 0433 0438 0432 0433 0444 0444 0444 0444 0444 0444 0444 0445 0446 0446 0445 0446 0445 0446 0445</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>	166 0167 0640 0416 0417 0418 0419 0420 0421 0422 0423 0421 0422 0423 0430 0431 0431 0432 0432 0432 0433 0438 0432 0433 0444 0444 0444 0444 0444 0444 0444 0445 0446 0446 0445 0446 0445 0446 0445										
0250 0168 0170 0177 0178 0176 0176 0176 0177 0177 0178 0178 0178 0178 0178 0178 0178 0178 0178 0178 0178 0178 0178 0178 0189 0180 0181 0160 0432 0435 0436 0444 0445 0435 0436 0444 0444 0445 0444 0444 0445 0446 <th< td=""><td>174 0175 0650 0424 0425 0426 0427 0428 0429 0430 0431 182 0183 0660 0432 0433 0434 0435 0436 0437 0438 0438 0435 0436 0437 0438 0438 0437 0438 0438 0437 0438 0438 0437 0438 0437 0438 0437 0438 0437 0438 0437 0438 0437 0438 0439 0431 0441 0444 0444 0444 0444 0445 0446 0447 0441 0442 0443 0446 0447 0471 0478 0470 0471 0478 0470 0471 0478 0470 0471 0478 0470 0471 0478 0470 0471 0478 0470 0471 0478 0470 0471 0478 0470 0471 0478 0470 0471 0478 0470 0471 0478</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>	174 0175 0650 0424 0425 0426 0427 0428 0429 0430 0431 182 0183 0660 0432 0433 0434 0435 0436 0437 0438 0438 0435 0436 0437 0438 0438 0437 0438 0438 0437 0438 0438 0437 0438 0437 0438 0437 0438 0437 0438 0437 0438 0437 0438 0439 0431 0441 0444 0444 0444 0444 0445 0446 0447 0441 0442 0443 0446 0447 0471 0478 0470 0471 0478 0470 0471 0478 0470 0471 0478 0470 0471 0478 0470 0471 0478 0470 0471 0478 0470 0471 0478 0470 0471 0478 0470 0471 0478 0470 0471 0478										
0260 0176 0177 0178 0186 0180 0181 0180 0181 0420 0432 0433 0435 0435 0435 0435 0435 0435 0435 0435 0435 0435 0435 0435 0435 0435 0445 0445 0444 0444 0444 0444 0445 0444 0445 0444 0445 0444 0445 0444 0445 0444 0445 0444 0445 0446 <th< td=""><td>182 0183 0660 0432 0433 0444 0442 0443 0444 0445 0446 0446 0446 0446 0446 0446 0446 0465 0457 0458 0458 0458 0459 0450 0457 0478 0479 0478 0478</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>	182 0183 0660 0432 0433 0444 0442 0443 0444 0445 0446 0446 0446 0446 0446 0446 0446 0465 0457 0458 0458 0458 0459 0450 0457 0478 0479 0478 0478										
0 0	190 0191 0670 0440 0441 0442 0443 0444 0445 0446 0447 198 0199 0700 0440 0441 0442 0443 0444 0445 0446 0447 198 0199 0700 0448 0449 0450 0451 0452 0453 0454 0456 0466 0467 0462 0462 0462 0462 0462 0462 0462 0462 0462 0462 0462 0462 0462 0462 0462 0463 0464 <td>0183</td> <td>0182</td> <td>0181</td> <td>0180</td> <td>0179</td> <td>0178</td> <td>0177</td> <td>0176</td> <td>0260</td> <td></td>	0183	0182	0181	0180	0179	0178	0177	0176	0260	
0310 0200 0210 0202 0203 0204 0205 0206 0207 0710 0455 0455 0455 0466 0477 0771 0770 <th< td=""><td>7 0 1 2 3 4 5 6 7 328 0235 0710 0766 0467 0475 0468 0467 0468 0467 0470 0471 0470 0471 0470 0471 0470 0471 0470 0471 0473 0474 0475 0476 0470 0471 0478 0470 0471 0478 0470 0471 0478 0475 0476 0470 0471 0478 0480<td>0191</td><td>0190</td><td>0189</td><td>0188</td><td>0187</td><td>0186</td><td>0185</td><td>0184</td><td>0270</td><td></td></td></th<>	7 0 1 2 3 4 5 6 7 328 0235 0710 0766 0467 0475 0468 0467 0468 0467 0470 0471 0470 0471 0470 0471 0470 0471 0470 0471 0473 0474 0475 0476 0470 0471 0478 0470 0471 0478 0470 0471 0478 0475 0476 0470 0471 0478 0480 <td>0191</td> <td>0190</td> <td>0189</td> <td>0188</td> <td>0187</td> <td>0186</td> <td>0185</td> <td>0184</td> <td>0270</td> <td></td>	0191	0190	0189	0188	0187	0186	0185	0184	0270	
0320 0208 0209 0210 0211 0212 0213 0740 0473 0474 0475 0476 0477 0477 0300 0240 0241 0242 0243 0244 0245 0246 0247 0760 0486 0487 0489 04	7 0 1 2 3 4 5 6 7 7 0 1 2 3 4 5 6 7 7 0 1 2 3 4 5 6 7 7 0 0740 0478 0478 0478 0478 0478 0478 0478 0478 0478 0478 0478 0478 0478 0478 0478 0483 0481 0482 0483 0481 0482 0483 0484 0482 0483 0484 0495 0494 0495 0494 0495 0494 0495 0494 0495 0494 0495 0494 0495 0509 0510 0511 0512 0513 1420 <td>0199</td> <td>0198</td> <td>0197</td> <td>0196</td> <td>0195</td> <td>0194</td> <td>0193</td> <td>0192</td> <td>0300</td> <td></td>	0199	0198	0197	0196	0195	0194	0193	0192	0300	
0330 0216 0217 0218 0229 0220 0229 0220 0230 0231 0473 0474 0475 0476 0477 0478 0488 0489 0480 0489 0480 0489 0480 0481 <th< td=""><td>7 0 1 2 3 4 5 6 7 7 0 1 2 3 4 5 6 7 7 0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>	7 0 1 2 3 4 5 6 7 7 0 1 2 3 4 5 6 7 7 0										
0340 0224 0226 0226 0227 0228 0230 0231 0236 0237 0238 0236 0236 0236 0237 0238 0236 0237 0238 0236 0237 0238 0236 0237 0238 0236 0237 0238 0236 0237 0238 0236 0237 0238 0236 0537 0568 0561 0517 0518 0519 070 0711 0727 0773 0778 0786 0737 0778 0786 0737 0778 0786 0737 0778 0786 0737 0778 0786 0737 0778	7 0 1 2 3 4 5 6 7 7 0 1 2 3 4 5 6 7 7 0505 0505 0505 0506 0507 0508 0500 0501 0502 0503 0501 0502 0503 0501 0502 0503 0501 0501 0502 0503 0501 0502 0503 0501 0501 0501 0502 0503 0504 0505 0506 0507 0508 0509 0510 0511 7 0 1 2 3 4 5 6 7 518 0551 1400 0768 0769 0770 0771 0773 0774 0773 0790 0780 0780 0780 0780 0780 0780 0780 0780 0780 0780 0780 0780 0780 0780 0780 0780 0780 0780 <td></td>										
0350 0232 0232 0233 0240 0241 0242 0243 0244 0245 0246 0247 0248 0248 0249 0250 0550 0560 0590 <th< td=""><td>7 0 1 2 3 4 5 6 7 7 0 1 2 3 4 5 6 7 7 0 1 2 3 4 5 6 7 7 0 1 2 3 4 5 6 7 60495 0504 0505 0506 0507 0508 0509 0510 0511 7 0 1 2 3 4 5 6 7 60507 0508 0507 0700 0771 0772 0773 0774 0775 1400 0764 0785 0780 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<></td></th<>	7 0 1 2 3 4 5 6 7 7 0 1 2 3 4 5 6 7 7 0 1 2 3 4 5 6 7 7 0 1 2 3 4 5 6 7 60495 0504 0505 0506 0507 0508 0509 0510 0511 7 0 1 2 3 4 5 6 7 60507 0508 0507 0700 0771 0772 0773 0774 0775 1400 0764 0785 0780 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>										
0360 0240 0241 0242 0243 0243 0244 0245 0256 0255 0251 0250 0251 0250 0500 0501 0500 0501 0500 0501 0500 0501 0505 0508 0500 0501 0501 0502 0501 0502 0501 0502 0501 0502 0501 0502 0501 0502 0501 0502 0501 0502 0501 0502 0501 0502 0501 0502 0501 0502 0501 0502 0502 0501 0502 0501 0502 0501 0502 0501 0502 0501 0502 0501 0502 0501 0502 0502 0501 0502 0501 0502 <th< td=""><td>7 0 1 2 3 4 5 6 7 518 0519 0504 0505 0506 0507 0508 0509 0510 0511 0502 0503 7 0 1 2 3 4 5 6 7 518 0519 1400 0766 0769 0770 0771 0772 0773 0774 0775 526 0525 1440 0766 0776 0776 0780 0781 0782 0783 0739 0790 0791 0790 0790 0790 0790 0791 0790 0790 0790 07</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>	7 0 1 2 3 4 5 6 7 518 0519 0504 0505 0506 0507 0508 0509 0510 0511 0502 0503 7 0 1 2 3 4 5 6 7 518 0519 1400 0766 0769 0770 0771 0772 0773 0774 0775 526 0525 1440 0766 0776 0776 0780 0781 0782 0783 0739 0790 0791 0790 0790 0790 0790 0791 0790 0790 0790 07										
0370 0248 0250 0251 0252 0253 0254 0255 0770 0504 0505 0506 0507 0508 0509 0511 1000 0512 0010 0512 0513 0514 0515 0516 0517 0508 0509 0511 0523 0524 0526 0527 0770 07	7 0 1 2 3 4 5 6 7 7 0 1 2 3 4 5 6 7 118 0519 1400 0768 0769 0770 0771 0772 0773 0774 0775 324 0557 1410 0776 0777 0778 0779 0780 0781 0782 0783 0794 0775 0774 0778 0781 0782 0783 0794 0785 0786 0787 0788 0789 0790 0791 0792 0733 0774 0778 0780 0781 0782 0780 0780 0780 0780 0790 0791 0792 0790 0791 0792 0790 0791 0792 0790 0791 0798 0799 0798 0799 0798 0799 0798 0799 0798 0791 1400 0800 0801 0802 0802 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>										
0 1 2 3 4 5 6 7 1000 0512 1000 0512 0513 0514 0516 0517 0518 0519 10 10 0520 0521 0522 0523 0524 0525 0526 0527 1410 0776 0770 0778 0779 0780 0781 0782 1777 1023 1020 0526 0537 0538 0539 0540 0541 0542 0543 1440 0776 0774 0778 0778 0779 0780 0781 0782 (Decimal) 0546 0547 0548 0549 0550 0551 1440 0800 0810 0810 0811 0812 0813 0814 0820 0821 0822 0821 0822 0822 0821 0822 0821 0822 0821 0822 0821 0822 0821 0822 0822 0823 0844	7 0 1 2 3 4 5 6 7 518 0519 1400 0768 0769 0770 0771 0772 0773 0774 0775 526 0527 1410 0776 0770 0770 0770 0778 0780 0781 0782 0783 526 0527 1410 07764 0780 0780 0780 0789 0790 0791 0780 0782 0783 542 0543 1420 0794 0780 0780 0780 0789 0790 0791 0798 0799 0798 0799 0798 0799 0798 0799 0798 0799 0798 0799 0798 0799 0798 0799 0798 0799 0798 0799 0798 0799 0798 0799 0798 0799 0798 0799 0798 0799 0780 0810 0810 0810 0810 <										
1000 0512 0513 0514 0515 0516 0517 0518 0519 1400 0768 0780 0770 0771 0772 0773 0773 0773 0773 0773 0773 0773 0770 0771 0773 <th< th=""><th>118 0519 1400 0768 0769 0770 0771 0772 0773 0774 0775 126 0527 1410 0776 0776 0776 0776 0778 0798 0799 0790 0790 0790 0790 0790 0790 0790 0790 0790 0790 0790 0790 0790 0790 0791 0796 0790 0790 0791 0790 0791 0796 0790 0791 0791 0791 0790 0791 0791 0791 0791 0791 0791 0791 0791 0791 0791 0791 0791 0791 0791 0791 0791 0791</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>1</th><th></th></th<>	118 0519 1400 0768 0769 0770 0771 0772 0773 0774 0775 126 0527 1410 0776 0776 0776 0776 0778 0798 0799 0790 0790 0790 0790 0790 0790 0790 0790 0790 0790 0790 0790 0790 0790 0791 0796 0790 0790 0791 0790 0791 0796 0790 0791 0791 0791 0790 0791 0791 0791 0791 0791 0791 0791 0791 0791 0791 0791 0791 0791 0791 0791 0791 0791									1	
10 10 0 0520 0521 0522 0523 0524 0525 0526 0527 1410 0776 0777 0778 0778 0780 0781 0780 </th <th>126 0527 1410 0776 0777 0778 0779 0780 0781 0782 0783 134 0535 1420 0784 0785 0786 0787 0786 0787 0786 0789 0780 0781 0782 0783 1420 0784 0780 0781 0782 0783 0784 0785 0786 0787 0780 0781 0782 0783 0784 0785 0786 0787 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0781 0781 0781 0781 0781 0781 0781 0781 0781 0781 0781<th></th><th></th><th></th><th>·</th><th></th><th></th><th></th><th></th><th>1000</th><th>05.10</th></th>	126 0527 1410 0776 0777 0778 0779 0780 0781 0782 0783 134 0535 1420 0784 0785 0786 0787 0786 0787 0786 0789 0780 0781 0782 0783 1420 0784 0780 0781 0782 0783 0784 0785 0786 0787 0780 0781 0782 0783 0784 0785 0786 0787 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0780 0781 0781 0781 0781 0781 0781 0781 0781 0781 0781 0781 0781 <th></th> <th></th> <th></th> <th>·</th> <th></th> <th></th> <th></th> <th></th> <th>1000</th> <th>05.10</th>				·					1000	05.10
1777 1023 (Decimal) 1020 0528 0529 0530 0531 0532 0533 0534 0535 1420 0794 0785 0786 0787 0788 0780	134 0535 1420 0784 0785 0786 0788 0789 0790 0791 142 0543 1430 0792 0793 0794 0795 0796 0797 0798 0798 0790 0791 1540 0543 1440 0800 0801 0801<0802										
(Octal) (Decimal) 1030 0538 0539 0540 0541 0542 0543 1430 0792 0793 0794 0795 0796 0797 0798 (Octal) 1040 0544 0554 0554 0554 0556 0556 0551 1440 0800 0801 0802 0803 0801 0811 0812 0813 0814 0845 0816 0817 0818 0819 0810 0811 0811 0811 0812 0813 0814 0845 0846 0846 0846 0846 0847 0824 0825 0826 0827 0828 0827 0828 0827 0828 0827 0828 0827 0828 0827 0824 0845 0846	142 0543 1430 0792 0793 0794 0795 0796 0797 0798 0799 1550 0551 1440 0800 0801 0802 0803 0804 0805 0806 0807 0804 0805 0806 0807 0804 0805 0806 0807 0803 0804 0805 0804 0805 0806 0807 0804 0805 0806 0807 0803 0804 0805 0804 0805 0803 0816 0811 0812 0813 0814 0815 0816 0811 0817 0813 0814 0815 0816 0817 0822 0823 0826 0827 0828 0829 0830 0831 0834 0834 0834 0834 0834 0834 0834 0834 0834 0834 0835 0836 0839 0839 0839 0839 1500 0840 0844 0845 0846 0847 084										
1040 0544 0546 0547 0548 0549 0550 0551 1440 0800 0810 08102 08103 08104 0805 08104 0805 0810 0810 0810 0810 0810 0810 0810 0810 0810 0810 0810 0810 0810 0810 0810 0810 0811	558 0559 1450 0809 0810 0811 0812 0813 0814 0815 568 0567 1460 0816 0817 0818 0819 0820 0821 0822 0823 0837 0824 0825 0826 0827 0828 0829 0830 0831 0834 0835 0837 0838 0839 0831 0834 0835 0837 0838 0839 0839 0831 0844 0844 0844 0844 0844 0844 0844 0844 0844 0844 0845 0846 0844 0845 0846 0844 0845 0846 0844 0845 0846 0844 0845 0846 0845 0846 0845 0846 0845 0846 0845 0845 0854 0854 0854 0854 0854 0854 0854 0854 0854 0854 0854 0854 0854 0854 0854 0854 0854										
1060 0560 0561 0562 0563 0564 0565 0567 1460 0816 0817 0818 0819 0820 0821 0822 0822 0822 0822 0822 0822 0822 0822 0822 0822 0823 0837 0837 1100 0576 0577 0578 0579 0580 0581 0582 0583 1500 0822 0823 0837 0837 11100 0576 0577 0578 0579 0580 0581 0583 1510 0840 0841 0842 0843 0844 0845 0844 0845 0844 0845 0844 0845 0844 0845 0844 0845 0844 0845 0844 0845 0844 0845 0844 0845 0844 0845 0844 0845 0846 0841 0845 0846 0846 0846 0846 0847 0877 0874 0877 0874	166 0567 1450 0816 0817 0818 0819 0820 0821 0822 0823 0831 174 0575 1470 0824 0825 0826 0827 0828 0829 0830 0831 182 0583 1500 0842 0833 0834 0835 0836 0837 0838 0839 1900 0591 1510 0840 0841 0842 0843 0844 0845 0846 0847 1900 0599 1520 0840 0841 0841 0843 0844 0845 0846 0847 1582 0599 1520 0840 0841 0842 0843 0844 0855 0856 0857 0856 0867 0852 0854 0855 0856 0867 0852 0852 0851 0852 0852 0851 0852 0851 0852 0851 0852 0853 0862 0867										(Decimal)
1070 0568 0569 0571 0572 0573 0574 0575 1470 0824 0825 0826 0827 0828 0829 0830 1100 0576 0577 0578 0579 0580 0581 0582 0583 1510 0824 0825 0826 0837 0838 1110 0584 0585 0586 0587 0588 0589 0591 1510 0844 0844 0845 0846 0845 0846 0841 0842 0843 0844 0845 0846 0852 0850 0587 0588 0589 1530 0856 0857 0858 0859 1530 0846 0841 0842 0843 0844 0845 0846 0851 0856 0857 0858 0859 1530 0854 0859 0860 0861 0852 0852 0852 0858 0859 0860 0861 0852 0853 0546 0857<	574 0575 1470 0824 0825 0826 0827 0828 0829 0830 0831 582 0583 1500 0822 0833 0834 0835 0836 0837 0838 0839 0831 590 0591 1510 0840 0841 0842 0843 0844 0845 0846 0847 598 0599 1520 0846 0849 0850 0851 0852 0853 0854 0855 0866 08661 0865 0854 0854 0855 0866 0861 0854 0854 0854 0854 0854 0854 0854 0854 0854 0854 0854 0854 0864 0867 0868 0861 0862 0867 0867 0854 0854 0854 0854 0854 0854 0854 0854 0854 0854 0854 0857 0867 0868 0869 0870 0871 0856										
1100 0576 0577 0576 0578 0580 0581 0582 0583 1500 0832 0834 0835 0836 0837 0838 1100 0584 0586 0586 0587 0588 0589 0590 0591 1510 0840 0841 0842 0843 0844 0845 0846 0845 0844 0845 0844 0845 0844 0845 0844 0845 0844 0845 0844 0845 0844 0845 0844 0845 0844 0845 0844 0845 0845 0856 0857 0858 0590 0591 1520 0840 0841 0842 0843 0844 0845 08	582 0583 1500 0832 0833 0834 0835 0836 0837 0838 0839 590 0591 1510 0840 0841 0842 0843 0844 0845 0846 0846 0847 590 0599 1520 0848 0849 0850 0851 0852 0853 0854 0855 506 0607 1530 0856 0857 0858 0867 0860 0861 0862 0863 514 0615 1540 0864 0866 0866 0867 0858 087 0859 087 087 087 087 087 0868 0867 0867 0868 087<										
1110 0584 0586 0587 0588 0589 0591 1510 0840 0841 0842 0843 0844 0845 0844 1120 0592 0593 0596 0597 0598 0599 1520 0848 0840 0840 0841 0842 0843 0844 0845 0845 0845 0851 0853 0550 0551 1520 0848 0840 0850 0851 0852 0853 0853 0854 0851 0852 0853 0853 0851 0851 0850 0851 0850 0851 0850 0851 0850 0851 0851 0851 0851 0851 0851 0851 0851 0851 0851 0851 0851 0851 0857 0871 0872 0874 0875 0876 0877 0878 0871 0874 0875 0876 0877 0878 0879 0871 0871 0874 0875 0876 0877 0878 0880 0881 0880 0881 0881 0881	590 0591 1510 0840 0841 0842 0843 0844 0845 0846 0847 598 0559 1520 0848 0849 0850 0851 0852 0853 0854 0855 606 0607 1530 0856 0857 0858 0859 0860 0861 0862 0863 314 0615 1540 0864 0865 0866 0867 0868 0870 0871										
1120 0592 0593 0594 0595 0597 0588 0599 1520 0846 0860 0851 0852 0853 0854 1130 0600 0601 0602 0603 0604 0605 0606 0607 1530 0856 0857 0858 0859 0860 0861 0851 0852 0853 0854 0859 0850 0851 0852 0859 0850 0861 0861 0861 0861 0861 0861 0861 0867 0877 0874 0874 0874 0874 0875 0876 0887 0888 0889 0880 0880 0880 0881 0882 0883 0884 0885 0881 0882 0883 0884 0885 0881 0881 0882 0883 0889 0890 0891 0892 0893 0893 0893 0893 0893 0894 0895 0893 0890 0901 0901 19	588 0599 1520 0848 0849 0850 0851 0852 0853 0854 0855 506 0607 1530 0856 0857 0858 0859 0860 0861 0862 0863 144 0615 1540 0864 0865 0866 0867 0868 0869 0870 0871										
1130 0600 0601 0602 0603 0604 0805 0606 0607 1530 0856 0857 0858 0859 0860 0861 0862 1140 0608 0609 0610 0611 0612 0613 0614 0615 1540 0864 0856 0867 0868 0869 0877 0874 0872 0874 0872 0874 0874 0875 0876 0877 0874 0875 0887 0884 0885 0886 0889 0890 0891 0892 0893 0894 0895 0894 0895 0894 0895 0894 0895 0894 0895 0894 0895 0894 0895 0894 0895 0894 0895 0893 0894 0895 0894 0895 0890 0900 0901 0902 1570 0888 0893 0890 0900 0901 0902 1210 0464 0644 0645 06	306 0607 1530 0856 0857 0858 0859 0860 0861 0862 0863 314 0615 1540 0864 0865 0866 0867 0868 0869 0870 0871										e.
1140 0608 0609 0610 0611 0612 0613 0614 0615 1560 0864 0865 0867 0889 0877 0878 0877 0878 0877 0878 0877 0878 0889 0877 0878 0878 0877 0878 0878 0877 0878 0878 0877 0878 0878 0887 0887 0878 0878 0878 0878 0878 0878 0878 0878 0878 0878 0884 0885 0884 0885 0884 0885 0884 0885 0884 0885 0884 0885 0884 0885 0884 0885 0884 0885 0884 0885 0884 0885 0884 0885 0884 0885 0884 0885 0884 0885 0884 0885 0883 0890 0890 0890 0900 0901 0901 0911 0911 0911 0911 0911 0911 <th< td=""><td>614 0615 1540 0864 0865 0866 0867 0868 0869 0870 0871</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>	614 0615 1540 0864 0865 0866 0867 0868 0869 0870 0871										
1150 0616 0617 0618 0619 0620 0621 0622 1550 0872 0874 0875 0876 0877 0877 1160 0624 0625 0626 0627 0628 0629 0630 0631 1560 0880 0881 0882 0884 0885 0885 0884 0885 0884 0885 0883 0884 0885 0881 0882 0884 0885 0884 0885 0883 0884 0885 0883 0884 0885 0883 0884 0885 0883 0884 0885 0883 0884 0885 0883 0884 0885 0883 0884 0885 0883 0884 0885 0880 0890 0901 09											
1160 0624 0625 0626 0627 0628 0629 0631 1560 0880 0881 0882 0883 0884 0885 0883 1170 0632 0633 0634 0637 0638 0631 1570 0880 0881 0882 0883 0884 0885 0883 0884 0882 0883 0884 0882 0883 0884 0882 0883 0884 0882 0883 0884 0883 0884 0883 0884 0883 0884 0882 0883 0884 0883 0884 0883 0884 0883 0884 0883 0884 0883 0884 0883 0884 0883 0884 0883 0884 0883 0884 0883 0884 0883 0884 0883 0884 0883 0884 0883 0884 0883 0884 0883 0894 0900 0910 0911 0912 1121 0644 06	522 0623 1550 0872 0873 0874 0875 0876 0877 0878 0879					0619		0617			
1200 0640 0641 0642 0643 0644 0645 0646 0647 1600 0896 0897 0898 0899 0900 0901 0901 1210 0648 0649 0650 0651 0652 0653 0654 0655 1610 0904 0905 0906 0901 09	330 0631 1560 0880 0881 0882 0883 0884 0885 0886 0887	0631	0630	0629	0628		0626	0625	0624	1160	
1210 0648 0649 0650 0651 0652 0653 0655 1610 0904 0905 0906 0907 0908 0909 091 1220 0656 0657 0656 0661 0662 0663 1620 0912 0913 0914 0915 0916 0917 0918 0917 0918 0917 0918 0917 0918 0917 0918 0917 0914 0915 0916 0917 0918 0917 0918 0917 0918 0917 0918 0917 0918 0917 0918 0917 0918 0917 0918 0917 0918 0917 0918 0917 0918 0917 0918 0917 0918 0917 0918 0917 0918 0917 0918 0917 0917 0917 0917 0917 0917 0917 0917 0917 0917 0917 0917 0917 0918 0921 0921 092	338 0639 1570 0888 0889 0890 0891 0892 0893 0894 0895	0639	0638	0637	0636	0635	0634	0633	0632	1170	
1220 0656 0657 0658 0660 0661 0662 0663 1620 0912 0913 0914 0915 0916 0917 0916 1230 0664 0665 0666 0667 0668 0669 0671 1630 0922 0923 0924 0925 0925 1240 0672 0673 0678 0678 0679 1640 0926 0922 0933 0931 0932 0933 0933 0933 0933 0933 0933 0933 0934 0916 0917 0916 1250 0680 0681 0682 0683 0684 0685 0686 0687 1650 0937 0938 0933 0933 0933 0933 0933 0934 0940 0941 0944 0945 0946 0947 0948 0949 0951 1094 0945 0946 0947 0948 0949 0951 1050 0953 0954 <td></td>											
1230 0664 0665 0666 0667 0668 0670 0671 1630 0920 0921 0922 0924 0925 0926 1240 0672 0673 0674 0675 0676 0677 0678 0679 1640 0926 0921 0922 0923 0924 0925 0926 1250 0680 0681 0682 0682 0686 0687 1650 0936 0931 0332 0933 0933 0933 0934 0944 0944 0944 0944 0944 0944 0944 0944 0944 0944 0944 0944 0944 0944 0945 0944 0945 0956 0957 056 0657 1670 0552 0553 0564 055 056 057 056 057 056 057 056 057 056 057 056 057 056 057 056 057 057 056 057											
1240 0672 0673 0674 0675 0676 0677 0678 0679 1640 0928 0929 0930 0931 0932 0933 0934 0935 0936 0937 0938 0939 0940 0941 0942 0956 1660 0944 0945 0946 0947 0948 0949 0956 1670 0953 0953 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 0956 <th< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>											
1250 0680 0681 0682 0683 0684 0685 0686 0687 1650 0936 0937 0938 0939 0940 0941 0942 1260 0688 0689 0690 0691 0692 0693 0694 0695 1660 0934 0945 0948 0944 0945 1270 0696 0697 0698 0699 0700 0701 0702 0703 1660 0934 0945 0946 0944 0945 0946 0947 0948 0949 0950 1270 0696 0697 0698 0699 0700 0701 0702 0703 1670 0953 0954 0956 0957 0956 0957 0956											
1260 0688 0689 0690 0691 0692 0693 0694 0695 1660 0944 0945 0946 0947 0948 0949 0950 1270 0696 0697 0698 0699 0700 0702 0703 1670 0952 0953 0954 0956 0957 0954											
1270 0696 0697 0698 0699 0700 0701 0702 0703 1670 0952 0953 0954 0955 0956 0957 0956											
1310 0712 0713 0714 0715 0716 0717 0718 0719 1710 0968 0969 0970 0971 0972 0973 0974	718 0719 1710 0968 0969 0970 0971 0972 0973 0974 0975									1310	
		0727									
		0735									
	256 67311 - 117301 1000 1001 1002 1003 1004 1005 1006 1007	0735 0743	0760	0/43	0140						
		0735 0743 0751	0750 0758	0757	0756	0755	0754	0753	1 0752	1360	

	0	1	2	3	4	5	6	7		0	1	2	3	4	5	6	7	1	
2000	1024	1025	1026	1027	1028	1029	1030	1031	2400	1280	1281	1282	1283	1284	1285	1286	1287	2000	1024
2010	1032	1033	1034	1035	1036	1037	1038	1039	2410	1288	1289	1290	1291	1292	1293	1294	1295	to	to
2020	1040	1041	1042	1043	1044	1045	1046	1047	2420	1296	1297	1298	1299	1300	1301	1302	1303	2777	1535
2030	1048	1049 1057	1050	1051	1052	1053	1054	1055	2430	1304	1305	1306	1307	1308	1309	1310	1311	(Octal)	(Decimal)
2040	1050	1065	1058 1066	1059 1067	1060 1068	1061 1069	1062 1070	1063 1071	2440 2450	1312 1320	1313 1321	1314 1322	1315 1323	1316 1324	1317 1325	1318 1326	1319 1327		
2060	1072	1073	1074	1075	1076	1077	1078	1079	2460	1328	1329	1330	1331	1332	1333	1334	1335		
2070	1080	1081	1082	1083	1084	1085	1086	1087	2470	1336	1337	1338	1339	1340	1341	1342	1343	Octal	Decimal
2100	1000																	10000	
2100 2100	1088 1096	1089 1097	1090 1098	1091 1099	1092 1100	1093 1101	1094 1102	1095 1103	2500 2510	1344	1345 1353	1346 1354	1347 1355	1348 1356	1349 1357	1350 1358	1351	20000	
2120	1104	1105	1106	1107	1108	1109	1110	1111	2510	1360	1361	1362	1363	1364	1365	1358	1359 1367		- 12288
2130	1112	1113	1114	1115	1116	1117	1118	1119	2530	1368	1369	1370	1371	1372	1373	1374	1375		- 16384
2140	1120	1121	1122	1123	1124	1125	1126	1127	2540	1376	1377	1378	1379	1380	1381	1382	1383		- 20480
2150 2160	1128	1129	1130	1131	1132	1133	1134	1135	2550	1384	1385	1386	1387	1388	1389	1390	1391		- 24576
2100	1136	1137 1145	1138 1146	1139 1147	1140 1148	1141 1149	1142 1150	1143 1151	2560 2570	1392 1400	1393 1401	1394 1402	1395 1403	1396 1404	1397 1405	1398 1406	1399 1407	/0000	- 28672
1		1145	1140		1140	1140	1130	1151	2570	1400	1401	1402	1403	1404	1400	1400	1407		
2200	1152	1153	1154	1155	1156	1157	1158	1159	2600	1408	1409	1410	1411	1412	1413	1414	1415		
2210	1160	1161	1162	1163	1164	1165	1166	1167	2610	1416	1417	1418	1419	1420	1421	1422	1423		
2220	1168	1169	1170	1171	1172	1173	1174	1175	2620	1424	1425	1426	1427	1428	1429	1430	1431		
2230 2240	1176 1184	1177 1185	1178 1186	1179 1187	1180 1188	1181 1189	1182 1190	1183 1191	2630 2640	1432	1433 1441	1434 1442	1435 1443	1436 1444	1437 1445	1438 1446	1439 1447		
2250	1192	1193	1194	1195	1196	1197	1198	1199	2650	1440	1449	1442	144.5	1444	1445	1446	1447	1	
2260	1200	1201	1202	1203	1204	1205	1206	1207	2660	1456	1457	1458	1459	1460	1461	1462	1463		
2270	1208	1209	1210	1211	1212	1213	1214	1215	2670	1464	1465	1466	1467	1468	1469	1470	1471	1	
2300	1216	1217	1210	1210	1220	1221	1000	1222	0300	1.000	1470	1474	1.0-5		14	1470		1	
2300	1224	1217 1225	1218 1226	1219 1227 -	1220 1228	1221 1229	1222 1230	1223 1231	2700 2710	1472	1473 1481	1474 1482	1475 1483	1476 1484	1477 1485	1478 1486	1479 1487		
2320	1232	1233	1234	1235	1236	1237	1238	1239	2720	1488	1489	1490	1491	1492	1493	1494	1495		
2330	1240	1241	1242	1243	1244	1245	1246	1247	2730	1496	1497	1498	1499	1500	1501	1502	1503		
2340	1248	1249	1250	1251	1252	1253	1254	1255	2740	1504	1505	1506	1507	1508	1519	1510	1511		
2350 2360	1256	1257 1265	1258 1266	1259 1267	1260 1268	1261 1269	1262 1270	1263	2750 2760	1512	1513	1514	1515	1516	1517	1518	1519		
2370	1272	1273	1274	1275	1276	1203	1278	1271 1279	2770	1520 1528	1521 1529	1522 1530	1523 1531	1524	1525 1533	1526 1534	1527 1535		
	I					•••••								1				J .	
																· · · · ·		1	
r	0	1	2	3	4	5	6	7		0	1	2	3	4	5	6	7]	
3000	1536	1537	1538	1539	1540	1541	1542	1543	3400	1792	1793	1794	1795	1796	1797	1798	1799	3000	1536
3010	1536 1544	1537 1545	1538 1546	1539 1547	1540 1548	1541 1549	1542 1550	1543 1551	3410	1792 1800	1793 1801	1794 1802	1795 1803	1796 1804	1797 1805	1798 1806	1799 1807	3000 to	1536 to
3010 3020	1536 1544 1552	1537 1545 1553	1538 1546 1554	1539 1547 1555	1540 1548 1556	1541 1549 1557	1542 1550 1558	1543 1551 1559	3410 3420	1792 1800 1808	1793 1801 1809	1794 1802 1810	1795 1803 1811	1796 1804 1812	1797 1805 1813	1798 1806 1814	1799 1807 1815	to 3777	to 2047
3010	1536 1544	1537 1545	1538 1546	1539 1547	1540 1548	1541 1549	1542 1550	1543 1551 1559 1567	3410	1792 1800 1808 1816	1793 1801 1809 1817	1794 1802 1810 1818	1795 1803 1811 1819	1796 1804 1812 1820	1797 1805 1813 1821	1798 1806 1814 1822	1799 1807 1815 1823	to	to
3010 3020 3030 3040 3050	1536 1544 1552 1560 1568 1576	1537 1545 1553 1561 1569 1577	1538 1546 1554 1562 1570 1578	1539 1547 1555 1563 1571 1579	1540 1548 1556 1564 1572 1580	1541 1549 1557 1565 1573 1581	1542 1550 1558 1566 1574 1582	1543 1551 1559 1567 1575 1583	3410 3420 3430 3440 3450	1792 1800 1808 1816 1824 1832	1793 1801 1809 1817 1825 1833	1794 1802 1810 1818 1826 1834	1795 1803 1811 1819 1827 1835	1796 1804 1812 1820 1828 1836	1797 1805 1813 1821 1829 1837	1798 1806 1814 1822 1830 1838	1799 1807 1815	to 3777	to 2047
3010 3020 3030 3040 3050 3060	1536 1544 1552 1560 1568 1576 1584	1537 1545 1553 1561 1569 1577 1585	1538 1546 1554 1562 1570 1578 1586	1539 1547 1555 1563 1571 1579 1587	1540 1548 1556 1564 1572 1580 1588	1541 1549 1557 1565 1573 1581 1589	1542 1550 1558 1566 1574 1582 1590	1543 1551 1559 1567 1575 1583 1591	3410 3420 3430 3440 3450 3460	1792 1800 1808 1816 1824 1832 1840	1793 1801 1809 1817 1825 1833 1841	1794 1802 1810 1818 1826 1834 1842	1795 1803 1811 1819 1827 1835 1843	1796 1804 1812 1820 1828 1836 1844	1797 1805 1813 1821 1829 1837 1845	1798 1806 1814 1822 1830 1838 1846	1799 1807 1815 1823 1831 1839 1847	to 3777	to 2047
3010 3020 3030 3040 3050	1536 1544 1552 1560 1568 1576	1537 1545 1553 1561 1569 1577	1538 1546 1554 1562 1570 1578	1539 1547 1555 1563 1571 1579	1540 1548 1556 1564 1572 1580	1541 1549 1557 1565 1573 1581	1542 1550 1558 1566 1574 1582	1543 1551 1559 1567 1575 1583	3410 3420 3430 3440 3450	1792 1800 1808 1816 1824 1832	1793 1801 1809 1817 1825 1833	1794 1802 1810 1818 1826 1834	1795 1803 1811 1819 1827 1835	1796 1804 1812 1820 1828 1836	1797 1805 1813 1821 1829 1837	1798 1806 1814 1822 1830 1838	1799 1807 1815 1823 1831 1839	to 3777	to 2047
3010 3020 3030 3040 3050 3060	1536 1544 1552 1560 1568 1576 1584	1537 1545 1553 1561 1569 1577 1585	1538 1546 1554 1562 1570 1578 1586	1539 1547 1555 1563 1571 1579 1587	1540 1548 1556 1564 1572 1580 1588	1541 1549 1557 1565 1573 1581 1589	1542 1550 1558 1566 1574 1582 1590	1543 1551 1559 1567 1575 1583 1591	3410 3420 3430 3440 3450 3460	1792 1800 1808 1816 1824 1832 1840	1793 1801 1809 1817 1825 1833 1841	1794 1802 1810 1818 1826 1834 1842	1795 1803 1811 1819 1827 1835 1843	1796 1804 1812 1820 1828 1836 1844	1797 1805 1813 1821 1829 1837 1845	1798 1806 1814 1822 1830 1838 1846 1854	1799 1807 1815 1823 1831 1839 1847	to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070 3100 3110	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615	3410 3420 3430 3440 3450 3460 3470 3500 3510	1792 1800 1808 1816 1824 1832 1840 1848 1856 1864	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871	to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070 3100 3110 3120	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623	3410 3420 3430 3440 3450 3460 3470 3500 3510 3520	1792 1800 1808 1816 1824 1832 1840 1848 1856 1864 1872	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879	to 3777	to 2047
3010 3020 3030 3050 3050 3060 3070 3100 3110 3120 3130	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631	3410 3420 3430 3440 3450 3460 3470 3500 3510 3520 3530	1792 1800 1808 1816 1824 1832 1840 1848 1856 1864 1872 1880	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1886	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887	to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070 3100 3110 3120	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1639	3410 3420 3430 3450 3450 3450 3450 3470 3500 3510 3520 3520 3530 3540	1792 1800 1808 1816 1824 1832 1840 1848 1856 1864 1872 1880 1888	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1890	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1892	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893	1798 1806 1814 1822 1830 1838 1846 1854 1854 1862 1870 1878 1886 1894	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895	to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070 3100 3110 3120 3130 3140 3150 3160	1536 1544 1552 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648	1537 1545 1553 1563 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634 1642 1650	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643 1651	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645 1653	1542 1550 1558 1568 1574 1582 1590 1598 1606 1614 1622 1638 1646 1654	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1639 1647 1655	3410 3420 3430 3440 3450 3460 3460 3510 3520 3530 3540 3550 3550 3550	1792 1800 1808 1816 1824 1822 1840 1848 1856 1864 1872 1880 1888 1896 1904	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1886	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887	to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070 3110 3120 3130 3140 3150	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634 1642	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1639 1647	3410 3420 3430 3440 3450 3460 3470 3510 3510 3520 3530 3540 3550	1792 1800 1808 1816 1824 1832 1840 1848 1856 1864 1872 1880 1888 1896	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1890 1898	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1892 1900	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901	1798 1806 1814 1822 1830 1838 1846 1854 1854 1862 1870 1878 1886 1894 1902	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903	to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070 3110 3120 3130 3140 3150 3150 3160 3170	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648 1656	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634 1642 1650 1658	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643 1651 1659	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645 1653 1661	1542 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1654 1662	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1639 1647 1655 1663	3410 3420 3430 3440 3450 3460 3500 3510 3520 3530 3540 3550 3550 3550 3550 3550	1792 1800 1808 1816 1824 1832 1840 1848 1856 1864 1872 1880 1888 1896 1904 1912	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1890 1898 1906 1914	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915	1796 1804 1812 1828 1836 1844 1852 1860 1868 1876 1884 1892 1900 1908 1916	1797 1805 1813 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1886 1894 1902 1910 1918	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903 1911 1919	to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070 3100 3110 3120 3130 3140 3150 3160	1536 1544 1552 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634 1642 1650 1658 1666	1539 1547 1555 1563 1571 1579 1595 1603 1611 1619 1627 1635 1643 1651 1659	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1628 1636 1644 1652 1660 1668	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645 1653 1661 1669	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1654 1662 1670	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1639 1647 1655 1663 1671	3410 3420 3430 3440 3450 3460 3510 3520 3530 3530 3540 3550 3550 3560 3560 3560	1792 1800 1808 1816 1824 1832 1840 1848 1856 1864 1872 1880 1888 1896 1904 1912 1920	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913 1921	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1890 1898 1906 1914	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1892 1900 1908 1916	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1886 1894 1902 1910 1918 1926	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903 1911 1919	to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070 3110 3120 3130 3130 3140 3150 3160 3170 3200 3210 3220	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648 1656 1664 1656	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1649 1657 1665 1673 1681	1538 1546 1554 1554 1562 1570 1578 1594 1602 1610 1618 1626 1634 1626 1658 1666 1674 1682	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643 1651 1659 1667 1675 1683	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1628 1636 1644 1652 1660 1668 1676 1684	1541 1549 1557 1565 1573 1581 1597 1605 1613 1629 1637 1629 1637 1645 1653 1661 1669 1677 1685	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1654 1654 1662 1670 1678 1686	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1639 1647 1655 1663 1671 1679 1687	3410 3420 3430 3460 3460 3460 3510 3520 3520 3550 3550 3550 3560 3560 3560 3560 3610 3610	1792 1800 1808 1816 1824 1840 1848 1856 1864 1872 1880 1848 1896 1904 1912 1920 1928 1936	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913 1921 1929 1937	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1890 1898 1906 1914 1922 1930 1938	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915	1796 1804 1812 1828 1836 1844 1852 1860 1868 1876 1884 1892 1900 1908 1916	1797 1805 1813 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1886 1894 1902 1910 1918	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903 1911 1919	to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070 3110 3120 3130 3140 3150 3140 3150 3170 3200 3220 3230	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648 1656 1664 1670 1688	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1673 1681 1689	1538 1546 1554 1562 1570 1578 1594 1602 1610 1618 1626 1634 1626 1634 1658 16666 1674 1666 1674 1690	1539 1547 1555 1563 1571 1579 1595 1603 1611 1619 1627 1635 1643 1659 1667 1659 1667 1673 1691	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660 1668 1676 1668 1676	1541 1549 1557 1565 1573 1581 1597 1605 1613 1621 1629 1637 1645 1663 1661 1669 1677 1685 1693	1542 1550 1558 1566 1574 1582 1598 1606 1614 1622 1630 1638 1646 1654 1670 1670 1678 1686 1694	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1639 1647 1655 1663 1671 1679 1687 1695	3410 3420 3430 3460 3460 3500 3500 3520 3540 3550 3560 3560 3560 3560 3600 3610 3620 3620	1792 1800 1808 1816 1824 1840 1848 1856 1864 1872 1880 1868 1896 1904 1912 1920 1928 1936 1944	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913 1921 1929 1937 1945	1794 1802 1810 1818 1826 1834 1858 1858 1858 1858 1858 1874 1892 1898 1904 1922 1930 1938 1946	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915 1923 1931 1939 1947	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1892 1900 1908 1916 1924 1922 1940 1948	1797 1805 1813 1821 1829 1837 1845 1853 1861 1865 1853 1861 1867 1885 1893 1901 1909 1917 1925 1931 1949	1798 1806 1814 1822 1830 1838 1846 1854 1862 1878 1886 1894 1902 1910 1918 1926 1934 1926	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1875 1903 1911 1919 1927 1945 1945 1951	to 3777	to 2047
3010 3020 3030 3050 3060 3070 3110 3120 3140 3140 3150 3140 3140 3120 3140 3120 3140 3210 3220 3210 3240	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648 1656 1664 1672 1680 1680 1696	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1673 1681 1689 1697	1538 1546 1554 1554 1562 1570 1578 1586 1594 1602 1610 1618 1662 1650 1658 1666 1674 1682 1698	1539 1547 1555 1563 1571 1595 1603 1611 1619 1627 1643 1651 1643 1651 1659 1667 1675 1683 1691 1699	1540 1548 1556 1564 1572 1588 1596 1604 1612 1620 1664 1636 1644 1652 1660 1668 1676 1684 1676 1684 1692 1700	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1633 1661 1663 1661 1669 1677 1685 1693 1701	1542 1550 1558 1566 1574 1590 1598 1606 1614 1622 1630 1638 1646 1654 1654 1654 1670 1678 1668 1694 1702	1543 1551 1559 1567 1575 1583 1599 1607 1615 1623 1631 1639 1647 1655 1663 1671 1679 1687 1695 1703	3410 3420 3430 3440 3460 3460 3460 3510 3520 3550 3550 3550 3560 3550 3660 3610 3620 3620 3620 3630 3640	1792 1800 1808 1816 1824 1842 1840 1848 1856 1864 1872 1880 1868 1896 1904 1912 1920 1928 1936 1944 1952	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1865 1873 1881 1889 1897 1905 1913 1921 1929 1937 1945	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1890 1898 1906 1914 1922 1930 1938 194	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1867 1875 1883 1891 1899 1907 1915 1923 1931 1939 1947	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1892 1900 1908 1916 1924 1932 1940 1948	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925 1933 1941 1949 1957	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1862 1870 1878 1894 1902 1910 1918 1926 1934 1942 1955	1799 1807 1815 1823 1831 1847 1855 1863 1871 1879 1887 1893 1903 1911 1919 1927 1935 1943 1959	to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070 3110 3120 3130 3140 3150 3140 3150 3170 3200 3220 3230	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648 1656 1664 1670 1688	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1673 1681 1689	1538 1546 1554 1562 1570 1578 1594 1602 1610 1618 1626 1634 1626 1634 1658 16666 1674 1666 1674 1690	1539 1547 1555 1563 1571 1579 1595 1603 1611 1619 1627 1635 1643 1659 1667 1659 1667 1673 1691	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660 1668 1676 1668 1676	1541 1549 1557 1565 1573 1581 1597 1605 1613 1621 1629 1637 1645 1663 1661 1669 1677 1685 1693	1542 1550 1558 1566 1574 1590 1599 1606 1614 1622 1630 1638 1646 1654 1664 1654 1666 1694 1678	1543 1551 1555 1567 1575 1583 1591 1599 1607 1615 1623 1631 1647 1655 1663 1647 1667 1687 1697 1703 1711	3410 3420 3430 3460 3460 3500 3500 3520 3540 3550 3560 3560 3560 3560 3600 3610 3620 3620	1792 1800 1808 1816 1824 1840 1848 1856 1864 1872 1880 1868 1896 1904 1912 1920 1928 1936 1944	1793 1801 1809 1817 1825 1831 1841 1849 1857 1865 1857 1865 1857 1965 1913 1921 1929 1937 1945 1953	1794 1802 1810 1810 1818 1826 1834 1842 1850 1858 1858 1858 1856 1857 1896 1914 1922 1930 1954 1954	1795 1803 1811 1819 1827 1835 1843 1851 1843 1851 1855 1867 1867 1867 1867 1867 1867 1869 1907 1915 1931 1939 1947 1955	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1868 1868 1868 1868 1868 1868	1797 1805 1813 1821 1829 1837 1845 1845 1845 1845 1861 1869 1877 1885 1893 1901 1909 1917 1925 1933 1941 1949 1957	1798 1806 1814 1822 1830 1838 1846 1854 1854 1854 1892 1910 1918 1902 1910 1918 1926 1934 1958	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1875 1887 1895 1903 1911 1919 1927 1935 1943 1959 1959 1967	to 3777	to 2047
3010 3020 3030 3040 3050 3060 3070 3100 3110 3120 3130 3140 3150 3150 3170 3200 3210 3220 3220 3220 3250	1536 1544 1552 1560 1568 1576 1584 1552 1600 1608 1616 1624 1632 1640 1648 1656 1664 1656 1680 1688 1686 1689 1704	1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1673 1681 1689 1697 1705	1538 1546 1554 1554 1570 1578 1586 1594 1602 1610 1618 1626 1634 1662 1658 1666 1674 1682 1690 1698 1706	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643 1651 1659 1667 1675 1683 1691 1691 1691 1707	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1628 1636 1628 1636 1668 1676 1684 1676 1684 1692 1700	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1629 1637 1645 1645 1645 1645 1645 1645 1645 1699	1542 1550 1558 1566 1574 1590 1598 1606 1614 1622 1630 1638 1646 1654 1654 1654 1670 1678 1668 1694 1702	1543 1551 1559 1567 1575 1583 1599 1607 1615 1623 1631 1639 1647 1655 1663 1671 1679 1687 1695 1703	3410 3420 3430 3440 3460 3510 3510 3510 3520 3540 3550 3560 3560 3560 3660 3660 3660 3620 3620 3620 3620 36	1792 1800 1808 1816 1824 1840 1848 1856 1864 1872 1880 1888 1896 1904 1912 1920 1928 1936 1944 1952	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1865 1873 1881 1889 1897 1905 1913 1921 1929 1937 1945	1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1890 1898 1906 1914 1922 1930 1938 194	1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1867 1875 1883 1891 1899 1907 1915 1923 1931 1939 1947	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1892 1900 1908 1916 1924 1932 1940 1948	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925 1933 1941 1949 1957	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1862 1870 1878 1894 1902 1910 1918 1926 1934 1942 1955	1799 1807 1815 1823 1831 1847 1855 1863 1871 1879 1887 1893 1903 1911 1919 1927 1935 1943 1959	to 3777	to 2047
3010 3020 3030 3040 3050 3060 3100 3110 3120 3130 3130 3140 3150 3140 3150 3140 3220 3210 3220 3230 3240 3250	1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1624 1648 1648 1648 1656 1664 1672 1680 1688 1664 1704 1772	1537 1545 1545 1553 1569 1577 1585 1593 1601 1625 1633 1641 1649 1657 1665 1649 1657 1681 1689 1713 1721	1538 1546 1554 1554 1570 1570 1578 1586 1594 1602 1610 1618 1622 1650 1658 1664 1662 1658 1665 1665 1662 1662 1662 1665 1665 1662 1662	1539 1547 1555 1563 1571 1579 1595 1603 1661 1619 1627 1643 1651 1655 1663 1665 1663 1665 1665 166	1540 1548 1556 1564 1572 1580 1596 1692 1620 1628 1636 1644 1652 1660 1664 1664 1664 1664 1664 1664 1664	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1629 1637 1645 1663 1663 1663 1663 1665 1663 1665 1663 1665 1677 1685 1693 1701 1709 1717	1542 1550 1558 1566 1574 1582 1590 1614 1622 1630 1638 1646 1654 1654 1654 1656 1670 1678 1686 1698 1699 1702 1710 1718	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1639 1647 1655 1663 1671 1679 1687 1679 1687 1679 1771 1771	3410 3420 3430 3440 3460 3460 350 350 3520 3540 3550 3560 3560 3600 3610 3620 3630 3640 3650 3640 3650 3660 3650	1792 1792 1800 1808 1816 1824 1848 1848 1856 1864 1848 1864 1868 1868 1868 1896 1904 1912 1928 1936 1945 1950 1968 1976	1793 1801 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1905 1913 1921 1929 1937 1945 1953 1961 1969 1977	1794 1802 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1890 1914 1906 1914 1922 1930 1938 1946 1954 1950	1795 1803 1811 1819 1827 1835 1843 1851 1855 1843 1851 1853 1883 1891 1883 1891 1907 1915 1933 1931 1939 1947 1947 1953 1951	1796 1804 1824 1820 1828 1836 1844 1852 1860 1868 1876 1868 1990 1908 1916 1924 1932 1940 1949 1949 1944 1956 1964 1972 1980	1797 1805 1813 1821 1825 1837 1845 1853 1861 1865 1893 1901 1909 1917 1925 1933 1941 1941 1945 1957 1957 1957	1798 1798 1806 1814 1822 1830 1838 1846 1854 1854 1854 1854 1910 1918 1910 1918 1926 1934 1942 1955 1956 1974 1982	1799 1807 1815 1823 1831 1839 1847 1855 1903 1911 1919 1927 1943 1951 1951 1951 1955 1967 1975	to 3777	to 2047
3010 3020 3030 3040 3060 3060 3100 3110 3120 3130 3140 3150 3140 3150 3140 3210 3220 3220 3220 3220 3250 3250 3250	1536 1544 1552 1560 1568 1576 1576 1576 1584 1572 1600 1608 16124 1624 1624 1624 1625 1640 1688 1656	1537 1545 1545 1563 1561 1567 1593 1601 1609 1617 1625 1633 1641 1649 1657 1685 1673 1681 1689 1697 1705	1538 1546 1554 1554 1578 1578 1578 1578 1578 1578 1578 1578	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643 1651 1659 1665 1683 1659 1683 1691 1699 1707	1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1628 1628 1644 1652 1660 1668 1664 1684 1684 1700 1708	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1629 1637 1645 1663 1661 1669 1677 1685 1683 1701 1717	1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1638 1646 1654 1666 1678 1686 1684 1702 1710	1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1637 1655 1663 1647 1655 1663 1647 1687 1687 1703 1711 1719	3410 3420 3430 3460 3460 3460 3500 3500 3520 3540 3540 3550 3560 3550 3560 3560 3660 3620 3620 3620 3620 3620 3620 36	1792 1792 1800 1808 1816 1824 1832 1840 1848 1856 1844 1875 1888 1896 1896 1891 1912 1928 1936 1936	1793 1793 1801 1801 1807 1825 1833 1841 1849 1857 1865 1913 1905 1913 1921 1937 1945 1953 1961 1969 1977	1794 1794 1802 1810 1818 1826 1826 1826 1826 1826 1842 1850 1858 1866 1874 1888 1906 1914 1938 1938 1946 1970 1978 1986	1795 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1907 1915 1923 1939 1947 1939 1947 1953 1939 1947	1796 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1884 1852 1960 1908 1916 1948 1940 1948 1956 1972 1980	1797 1805 1813 1821 1829 1837 1845 1853 1861 1863 1861 1877 1885 1893 1901 1909 1917 1925 1933 1941 1949 1947 1949 1947 1949 1949 1941 1949 1941 1949 1943 1941 1949 1943	1798 1806 1814 1822 1830 1838 1846 1854 1864 1854 1866 1894 1902 1910 1918 1926 1934 1942 1950 1942 1955 1942 1956 1958 1956 1957 1958 1957	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1903 1911 1919 1927 1935 1943 1959 1957 1958 1975 1983	to 3777	to 2047
3010 3020 3030 3030 3060 3060 3060 3100 3120 3130 3140 3140 3140 3150 3140 3210 3220 3220 3220 3220 3220 3220 322	1536 1544 1552 1560 1568 1576 1588 1576 1582 1582 1600 1608 1616 1624 1632 1640 1648 1652 1664 1764 1772 1720 1728 1736	1537 1545 1553 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657 1665 1665 1673 1681 1689 1775 1771 1721	1538 1546 1554 1562 1570 1578 1578 1586 1586 1686 1634 1662 1658 1666 1674 1659 1658 1666 1706 1774 1722 1730	1539 1547 1555 1563 1571 1575 1587 1595 1603 1611 1627 1635 1664 1659 1665 1665 1665 1669 1675 1707 1715 1723	1540 1548 1556 1564 1572 1580 1604 1612 1628 1636 1644 1652 1660 1668 1652 1660 1668 1676 1678 1708 1770 1770 1772	1541 1549 1557 1565 157 1581 1581 1587 1587 1587 1587 1685 1683 1661 1685 1663 1664 1665 1665 1665 1667 1709 1717 1725	1542 1550 1558 1568 1574 1582 1590 1598 1606 1614 1622 1630 1638 1638 1646 1654 16654 1670 1710 1718 1726 1734 1742	1543 1551 1559 1567 1575 1583 1591 1607 1615 1623 1631 1639 1647 1655 1663 1661 1667 1665 1663 1671 1687 1697 1687 1703 1771 17727	3410 3420 3430 3460 3460 3460 3500 3500 3540 3540 3540 3560 3560 3560 3600 3610 3620 3630 3600 3610 3620 3630 3600 3630 3600 3610 3620 3620 3630 3600 3610 3620 3620 3630 3620 3630 3620 3630 363	1792 1792 1800 1808 1816 1824 1832 1840 1848 1848 1848 1848 1848 1848 1848	1793 1793 1801 1801 1807 1825 1833 1841 1849 1857 1863 1887 1905 1913 1921 1937 1945 1953 1957 1959 1977	1794 1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1850 1890 1914 1922 1930 1938 1946 1957 1958 1954 1994	1795 1795 1803 1811 1819 1827 1835 1843 1851 1843 1851 1859 1907 1915 1923 1931 1939 1947 1935 1937 1937 1937 1979	1796 1796 1804 1812 1820 1828 1836 1844 1852 1860 1884 1852 1900 1908 1916 1921 1940 1948 1946 1947 1940 1948 1956 1956 1956 2004	1797 1805 1805 1813 1821 1829 1837 1845 1853 1861 1853 1901 1909 1917 1925 1933 1941 1949 1957 1973 1981 1989	1798 1798 1806 1814 1822 1830 1838 1846 1854 1854 1854 1854 1910 1918 1910 1918 1926 1934 1942 1955 1956 1974 1982	1799 1807 1815 1823 1831 1839 1847 1855 1903 1911 1919 1927 1943 1951 1951 1951 1955 1967 1975	to 3777	to 2047
3010 3020 3030 3030 3060 3060 3060 3100 3120 3130 3130 3130 3140 3150 3210 3220 3220 3220 3220 3220 3220 322	1536 1544 1552 1560 1568 1576 1584 1576 1584 1572 1680 1608 1616 1624 1632 1640 1648 1656 1664 1668 1668 1668 1696 1772 17720 1728	1537 1545 1553 1561 1569 1577 1585 1601 1609 1617 1625 1633 1641 1649 1657 1665 1667 1665 16697 1705 1689 1773 17721	1538 1546 1554 1562 1570 1578 1578 1594 1602 1610 1618 1626 1634 1642 1650 1658 1666 1674 1682 1706 1698 1706 1714 1722 1730	1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1635 1643 1651 1659 1667 16659 1667 1675 1689 1707 1715	1540 1548 1556 1564 1572 1580 1588 1696 1604 1612 1628 1636 1644 1652 1660 1668 1652 1660 1668 1652 1700 1708 1776	1541 1549 1557 1565 1573 1581 1589 1605 1613 1629 1637 1645 1653 1661 1669 1677 1685 1661 1693 1701 1709 1717 1725	1542 1550 1558 1566 1574 1582 1590 1606 1614 1622 1630 1638 1646 1654 1664 1664 1664 1664 1700 1710 1718 1726	1543 1551 1559 1667 1589 1607 1615 1623 1631 1639 1645 1663 1665 1663 1667 1665 1663 1671 1679 1687 1703 1711 1779 1775	3410 3420 3430 3440 3460 3510 3500 3510 3520 3520 3540 3550 3560 3560 3660 3660 3620 3640 3620 3640 3650 3640 3650 3640 3650 3640 3650 3640 3650 3640 3710 3710 3720 3720 3720	1792 1792 1800 1808 1816 1824 1832 1840 1848 1848 1848 1856 1848 1878 1848 1878 1896 1994 1992 1994 1994 1994 1994 1994 1994	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1897 1913 1921 1929 1937 1945 1953 1969 1977 1985 1959	1794 1794 1802 1810 1818 1826 1834 1842 1850 1858 1858 1858 1858 1858 1858 1859 1890 1898 1990 1938 1944 1954 1957 1957 1957 1958	1795 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1875 1875 1875 1907 1915 1923 1931 1937 1947 1947 1947 1947 1947 1947 2003	1796 1804 1812 1828 1836 1848 1844 1852 1860 1868 1876 1884 1872 1900 1908 1916 1924 1948 1956 1948 1956 1948 1950 1988	1797 1805 1813 1829 1837 1845 1853 1861 1853 1861 1853 1893 1901 1909 1917 1925 1933 1941 1949 1957 1945 1949 1957 1949 1957 1981	1798 1806 1814 1822 1830 1838 1846 1854 1854 1854 1854 1856 1878 1910 1918 1926 1934 1945 1950 1958 1956 1954 1954 1954 1955 1954 1954 1954 1954	1799 1807 1815 1823 1831 1831 1847 1855 1863 1871 1879 1887 1903 1911 1919 1927 1935 1943 1951 1959 1959 1959 1999 1999	to 3777	to 2047
3010 3020 3030 3030 3060 3060 3060 3100 3120 3120 3130 3140 3150 3150 3150 3150 3220 3220 3220 3220 3250 3250 3250 32	1536 1544 1552 1560 1568 1576 1584 1576 1600 1608 1616 1624 1632 1640 1648 1656 1664 1656 1664 1656 1664 1672 1680 1688 1696 1704 1772 1728 1736	1537 1545 1553 1561 1569 1577 1585 1593 1601 1625 1633 1641 1649 1657 1665 1673 1681 1681 1689 1773 1771 1775 1773 1745	1538 1546 1554 1562 1570 1578 1578 1578 1586 1594 1602 1618 1626 1634 1662 1658 1666 1674 1682 1698 1706 1714 1722 1730 1738 1746	1539 1547 1555 1563 1571 1571 1577 1595 1603 1611 1627 1635 1663 1663 1661 1659 1663 1665 1665 1665 1683 1699 1707 1715 1723 1731 1739 1747 1755	1540 1548 1556 1564 1564 1572 1580 1604 1612 1628 1638 1638 1634 1652 1660 1668 1684 1684 1682 1700 1708 1776	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1635 1665 1653 1661 1685 1665 1665 1665 1665 1701 1709 1717 1725 1733 1741 1749 1757	1542 1550 1558 1566 1574 1582 1690 1598 1606 1614 1622 1630 1638 1646 1654 1666 1654 1666 1678 1686 1686 1686 1686 1702 1710 1718 1742 1742 1750	1543 1551 1559 1567 1583 1599 1607 1615 1623 1639 1647 1655 1663 1663 1663 1663 1663 1703 1711 1719 1727 1725 1743 1751 1767	3410 3420 3430 3440 3450 350 3510 3510 3520 3540 3550 3560 3560 3660 3660 3660 3660 366	1792 1792 1800 1808 1816 1824 1832 1840 1848 1856 1864 1867 1889 1889 1889 1890 1994 1912 1928 1936 1952 1956 1956 1957 1958 1952 2000 2008 2008	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1913 1921 1929 1937 1945 1953 1953 1957 1957 1957 1957 1957 1957 1957 1957	1794 1794 1802 1810 1802 1818 1838 1836 1834 1842 1850 1858 1842 1850 1858 1866 1914 1922 1930 1914 1934 1934 1936 1937 1938 1938 1936 1939 1938	1795 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1875 1875 1997 1915 1923 1931 1939 1947 1955 1953 1971 1957 1995 2003 2011	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1844 1852 1900 1908 1916 1924 1930 1940 1948 1940 1944 1952 1940 1944 1952 1940 1944 1952 1940 1954 1956 1954 1956 1956 1957 1956 1957 1957 1957 1957 1957 1957 1957 1957	1797 1805 1813 1821 1829 1837 1845 1853 1861 18653 1861 18853 1861 18853 1891 1909 1917 1925 1933 1941 19457 1953 1941 19457 1953 1941 19457 2005 2013	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1890 1910 1918 1922 1942 1950 1944 1942 1954 1942 1958 1944 1958 1944 1958 1944 1958 1958 1958 1958 1958 1958 1958 1958	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1895 1903 1911 1919 1927 1943 1951 1943 1951 1955 1983 1991 1999 2007 2015	to 3777	to 2047
3010 3020 3030 3040 3060 3060 3070 3100 3120 3130 3140 3130 3140 3150 3140 3150 3220 3220 3220 3220 3220 3220 3220 32	1536 1544 1552 1560 1568 1576 1584 1576 1584 1572 1600 1608 1616 1624 1632 1640 1648 1655 1664 1672 1648 1655 1664 1772 1772 1772	1537 1545 1553 1561 1579 1577 1585 1593 1601 1625 1633 1649 1657 1665 1673 1649 1657 1705 1771 1721 1721 1725 1753 1745	1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1658 1664 1659 1650 1655 1666 1674 1682 1666 1674 1712 1730 1738	1539 1547 1555 1563 1571 1571 1577 1595 1603 1611 1619 1627 1635 1643 1651 1643 1651 1643 1651 1643 1655 1715 1723 1731 1731 1747 1745	1540 1548 1556 1564 1572 1580 1684 1612 1620 1628 1636 1644 1652 1660 1668 1676 1684 1676 1684 1770 1718 1772	1541 1541 1557 1565 1573 1581 1589 1597 1605 1613 1629 1637 1645 1653 1661 1663 1663 1661 1677 1645 1653 1661 1770 1771 1725	1542 1550 1558 1566 1574 1580 1690 1590 1690 1638 1644 1630 1638 1644 1654 1654 1654 1654 1710 1718 1726 1734 1750 1758	1543 1551 1559 1607 1615 1591 1607 1615 1623 1631 1631 1639 1647 1655 1663 1671 1679 1685 1703 1711 1719 1727 1735 1743 1751 1759	3410 3420 3430 3440 3450 3500 3510 3520 3520 3550 3560 3560 3660 3660 3660 3660 366	1792 1792 1800 1808 1816 1824 1832 1840 1848 1856 1864 1868 1868 1872 1880 1894 1912 1920 1928 1936 1952 1958 1957 1968 1957 1968 1957 2000 2008 2016	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1841 1889 1897 1905 1913 1921 1925 1951 1969 1977 1985 1993 1995 1993 1995 1995 1993	1794 1794 1802 1810 1818 1826 1834 1826 1834 1842 1850 1858 1866 1874 1890 1898 1906 1914 1922 1930 1938 1946 1957 1978 1982 1994 2002 2010 2018 2026	1795 1795 1803 1811 1807 1819 1827 1835 1843 1851 1851 1851 1863 1883 1881 1883 1881 1883 1891 1907 1915 1923 1931 1937 1947 1955 2003 2011 2021	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1900 1908 1916 1924 1930 1940 1948 1956 1964 1957 1980 1980 2004 2012 2020 2028	1797 1805 1813 1821 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925 1933 1941 1949 1957 1965 1973 1981 1989 1997 2005 2013 2021	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1876 1878 1876 1910 1918 1926 1934 1942 1950 1958 1942 1950 1958 2006 2014 2006 2014	1799 1807 1815 1823 1831 1847 1855 1863 1871 1879 1887 1903 1911 1919 1927 1935 1943 1957 1943 1957 1955 1957 1975 1983 1991 1995 1972 2007 2015 2023	to 3777	to 2047
3010 3020 3030 3040 3050 3060 3060 3100 3120 3120 3130 3140 3170 3210 3210 3220 3230 3240 3250 3250 3250 3250 3250 3250 3250 33310	1536 1544 1552 1560 1568 1576 1584 1576 1600 1608 1616 1624 1632 1640 1648 1656 1664 1656 1664 1656 1664 1672 1680 1688 1696 1704 1772 1728 1736	1537 1545 1553 1561 1569 1577 1585 1593 1601 1625 1633 1641 1649 1657 1665 1673 1681 1681 1689 1773 1771 1775 1773 1745	1538 1546 1554 1562 1570 1578 1578 1578 1586 1594 1602 1618 1626 1634 1662 1658 1666 1674 1682 1698 1706 1714 1722 1730 1738 1746	1539 1547 1555 1563 1571 1571 1577 1595 1603 1611 1627 1635 1663 1663 1661 1659 1663 1665 1665 1665 1683 1699 1707 1715 1723 1731 1739 1747 1755	1540 1548 1556 1564 1564 1572 1580 1604 1612 1628 1638 1638 1634 1652 1660 1668 1684 1684 1682 1700 1708 1776	1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1635 1665 1653 1665 1653 1661 1685 1685 1685 1685 1685 1709 1717 1725 1733 1741 1749 1757	1542 1550 1558 1566 1574 1582 1690 1598 1606 1614 1622 1630 1638 1646 1654 1666 1686 1686 1686 1686 1686 1686 1702 1710 1718 1742 1742 1750	1543 1551 1559 1567 1583 1599 1607 1615 1623 1639 1647 1655 1663 1663 1663 1663 1663 1703 1711 1719 1727 1725 1743 1751 1767	3410 3420 3430 3440 3460 3460 3500 3520 3540 3550 3560 3550 3560 3560 3660 3670 3600 3620 3630 3640 3650 3650 3650 3650 3650 3650 3650 365	1792 1792 1800 1808 1816 1824 1832 1840 1848 1856 1864 1867 1889 1889 1889 1890 1994 1912 1928 1936 1952 1956 1956 1957 1958 1952 2000 2008 2008	1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1873 1881 1889 1913 1921 1929 1937 1945 1953 1953 1957 1957 1957 1957 1957 1957 1957 1957	1794 1794 1802 1810 1802 1818 1838 1836 1834 1842 1850 1858 1842 1850 1858 1866 1914 1922 1930 1914 1934 1934 1935 1938 1936 1937 1938 1938 1936 1939 1939	1795 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1875 1875 1997 1915 1923 1931 1939 1947 1955 1953 1971 1957 1995 2003 2011	1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1844 1852 1900 1908 1916 1924 1940 1948 1940 1948 1940 1944 1952 1940 1944 1952 1940 1944 1952 1940 1954 1954 1954 1954 1954 1954 2004 2004 2020	1797 1805 1813 1821 1829 1837 1845 1853 1861 18653 1861 18853 1861 18853 1891 1909 1917 1925 1933 1941 19457 1953 1941 19457 1953 1941 19457 2005 2013	1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1890 1910 1918 1922 1942 1950 1944 1942 1954 1942 1958 1944 1958 1944 1958 1944 1958 1958 1958 1958 1958 1958 1958 1958	1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1895 1903 1911 1919 1927 1943 1951 1943 1951 1955 1983 1991 1999 2007 2015	to 3777	to 2047

.

•

		0	1	2	3	4	5	6	7		0	1	2	3	4	5	6	7
4000 2048 to to 4777 2559 (Octal) (Decimal) Octal Decimal	4000 4010 4020 4030 4040 4050 4060 4070	2048 2056 2064 2072 2080 2088 2096 2104	2049 2057 2065 2073 2081 2089 2097 2105	2050 2058 2066 2074 2082 2090 2098 2106	2051 2059 2067 2075 2083 2091 2099 2107	2052 2060 2068 2076 2084 2092 2100 2108	2053 2061 2069 2077 2085 2093 2101 2109	2054 2062 2070 2078 2086 2094 2102 2110	2055 2063 2071 2079 2087 2095 2103 2111	4400 4410 4420 4430 4440 4450 4460 4470	2304 2312 2320 2328 2336 2344 2352 2360	2305 2313 2321 2329 2337 2345 2353 2361	2306 2314 2322 2330 2338 2346 2354 2362	2307 2315 2323 2331 2339 2347 2355 2363	2308 2316 2324 2332 2340 2348 2356 2364	2309 2317 2325 2333 2341 2349 2357 2365	2310 2318 2326 2334 2342 2350 2358 2366	2311 2319 2327 2335 2343 2351 2359 2367
10000 - 4096 20000 - 8192 30000 - 12288 40000 - 16384 50000 - 20480 60000 - 24576 70000 - 28672	4100 4110 4120 4130 4140 4150 4160 4170	2112 2120 2128 2136 2144 2152 2160 2168	2113 2121 2129 2137 2145 2153 2161 2169	2114 2122 2130 2138 2146 2154 2162 2170	2115 2123 2131 2139 2147 2155 2163 2171	2116 2124 2132 2140 2148 2156 2164 2172	2117 2125 2133 2141 2149 2157 2165 2173	2118 2126 2134 2142 2150 2158 2166 2174	2119 2127 2135 2143 2151 2159 2167 2175	4500 4510 4520 4530 4540 4550 4550 4560 4570	2368 2376 2384 2392 2400 2408 2416 2424	2369 2377 2385 2393 2401 2409 2417 2425	2370 2378 2386 2394 2402 2410 2418 2426	2371 2379 2387 2395 2403 2411 2419 2427	2372 2380 2388 2396 2404 2412 2420 2428	2373 2381 2389 2397 2405 2413 2421 2429	2374 2382 2390 2398 2406 2414 2422 2430	2375 2383 2391 2399 2407 2415 2423 2431
	4200 4210 4220 4230 4240 4250 4260 4270	2176 2184 2192 2200 2208 2216 2224 2232	2177 2185 2193 2201 2209 2217 2225 2233	2178 2186 2194 2202 2210 2218 2226 2234	2179 2187 2195 2203 2211 2219 2227 2235	2180 2188 2196 2204 2212 2220 2228 2236	2181 2189 2197 2205 2213 2221 2229 2237	2182 2190 2198 2206 2214 2222 2230 2238	2183 2191 2199 2207 2215 2223 2231 2239	4600 4610 4620 4630 4640 4650 4660 4670	2432 2440 2448 2456 2464 2472 2480 2488	2433 2441 2449 2457 2465 2473 2481 2489	2434 2442 2450 2458 2466 2474 2482 2490	2435 2443 2451 2459 2467 2475 2483 2491	2436 2444 2452 2460 2468 2476 2484 2492	2437 2445 2453 2461 2469 2477 2485 2493	2438 2446 2454 2462 2470 2478 2486 2494	2439 2447 2455 2463 2471 2479 2487 2495
	4300 4310 4320 4330 4340 4350 4360 4370	2240 2248 2256 2264 2272 2280 2288 2296	2241 2249 2257 2265 2273 2281 2289 2297	2242 2250 2258 2266 2274 2282 2290 2298	2243 2251 2259 2267 2275 2283 2291 2299	2244 2252 2260 2268 2276 2284 2292 2300	2245 2253 2261 2269 2277 2285 2293 2301	2246 2254 2262 2270 2278 2286 2294 2302	2247 2255 2263 2271 2279 2287 2295 2303	4700 4710 4720 4730 4740 4750 4760 4770	2496 2504 2512 2520 2528 2536 2544 2552	2497 2505 2513 2521 2529 2537 2545 2553	2498 2506 2514 2522 2530 2538 2546 2554	2499 2507 2515 2523 2531 2539 2547 2555	2500 2508 2516 2524 2532 2540 2548 2556	2501 2509 2517 2525 2533 2541 2549 2557	2502 2510 2518 2526 2534 2542 2550 2558	2503 2511 2519 2527 2535 2543 2551 2559
			··	 .														
		0	1	2	3	4	5	6	7		0	1	2	3	4	5	6	7
5000 2560 to to 5777 3071 (Octal) (Decimal)	5000 5010 5020 5030 5040 5050 5060 5060 5070	O 2560 2568 2576 2584 2592 2600 2608 2616	1 2561 2569 2577 2585 2593 2601 2609 2617	2 2562 2570 2578 2586 2594 2602 2610 2618	3 2563 2571 2579 2587 2595 2603 2611 2619	4 2564 2572 2580 2588 2596 2604 2612 2620	5 2565 2573 2581 2589 2597 2605 2613 2621	6 2566 2574 2582 2590 2598 2606 2614 2622	7 2567 2575 2583 2591 2599 2607 2615 2623	5400 5410 5420 5430 5440 5450 5460 5470	0 2816 2824 2832 2840 2848 2856 2864 2864 2872	1 2817 2825 2833 2841 2849 2857 2865 2873	2 2818 2826 2834 2842 2850 2858 2866 2874	3 2819 2827 2835 2843 2851 2859 2867 2875	4 2820 2828 2836 2844 2852 2860 2868 2876	5 2821 2829 2837 2845 2853 2861 2869 2877	6 2822 2830 2838 2846 2854 2854 2862 2870 2878	7 2823 2831 2839 2847 2855 2863 2871 2879
to to 5777 3071	5010 5020 5030 5040 5050 5060	2560 2568 2576 2584 2592 2600 2608	2561 2569 2577 2585 2593 2601 2609	2562 2570 2578 2586 2594 2602 2610	2563 2571 2579 2587 2595 2603 2611	2564 2572 2580 2588 2596 2604 2612	2565 2573 2581 2589 2597 2605 2613	2566 2574 2582 2590 2598 2606 2614	2567 2575 2583 2591 2599 2607 2615	5410 5420 5430 5440 5450 5460	2816 2824 2832 2840 2848 2856 2864	2817 2825 2833 2841 2849 2857 2865	2818 2826 2834 2842 2850 2858 2866	2819 2827 2835 2843 2851 2859 2867	2820 2828 2836 2844 2852 2860 2868	2821 2829 2837 2845 2853 2861 2869	2822 2830 2838 2846 2854 2862 2870	2823 2831 2839 2847 2855 2863 2871
to to 5777 3071	5010 5020 5030 5040 5050 5060 5070 5100 5110 5120 5130 5140 5150 5160	2560 2568 2576 2584 2592 2600 2608 2616 2624 2624 2624 2640 2648 2656 2664 2656 2664	2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657 2665 2673	2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2626 2634 2650 2658 2666 26674	2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651 2659 2667 2655	2564 2572 2580 2588 2596 2604 2612 2620 2628 2628 2628 2636 2644 2652 2660 2668 2676	2565 2573 2581 2589 2605 2613 2621 2629 2637 2645 2653 2661 2669 2667	2566 2574 2582 2590 2598 2606 2614 2622 2630 2638 2646 2654 2654 2654 2654 2670 2678	2567 2575 2583 2591 2699 2607 2615 2623 2631 2639 2647 2655 2663 2671 2679	5410 5420 5430 5440 5450 5460 5470 5500 5510 5520 5530 5540 5550 5560	2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896 2904 2912 2920 2928	2817 2825 2833 2841 2849 2857 2865 2873 2881 2889 2897 2905 2913 2921 2929	2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2898 2906 2914 2922 2930	2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2899 2907 2915 2923 2931	2820 2828 2836 2844 2852 2860 2868 2876 2884 2876 2884 2892 2900 2908 2916 2924 2932	2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2933	2822 2830 2838 2846 2854 2854 2870 2878 2886 2894 2902 2910 2918 2926 2934	2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927 2935

.

	0	1	2	3	4	5	6	7		0	1	2	3	4	5	6	7		
6000	3072	3073	3074	3075	3076	3077	3078	3079	6400	3328	3329	3330	3331	3332	3333	3334	3335	6000	3072
6010	3080	3081	3082	3083	3084	3085	3086	3087	6410	3336	3337	3338	3339	3340	3341	3342	3343	to	to
6020	3088	3089	3090	3091	3092	3093	3094	3095	6420		3345	3346	3347	3348	3349	3350	3351	6777	3583
6030 6040	3096 3104	3097 3105	3098 3106	3099 3107	3100 3108	3101 3109	3102 3110	3103 3111	6430 6440		3353 3361	3354 3362	3355 3363	3356 3364	3357 3365	3358 3366	3359 3367	(Octal)	(Decimal)
6050	3112	3113	3114	3115	3116	3117	3118	3119	6450		3369	3370	3371	3372	3373	3374	3375		
6060	3120	3121	3122	3123	3124	3125	3126	3127	6460		3377	3378	3379	3380	3381	3382	3383	Datal	Decimal
6070	3128	3129	3130	3131	3132	3133	3134	3135	6470	3384	3385	3386	3387	3388	3389	3390	3391	Octal 10000	- 4096
6100	3136	3137	3138	3139	3140	3141	3142	3143	6500	3392	3393	3394	3395	3396	3397	3398	3399		- 8192
6110	3144	3145	3146	3147	3148	3149	3150	3151	6510		3401	3402	3403	3404	3405	3406	3407		- 12288
6120 6130	3152 3160	3153 3161	3154 3162	3155 3163	3156 3164	3157 3165	3158 3166	3159 3167	6520 6530		3409 3417	3410 3418	3411 3419	3412 3420	3413 3421	3414 3422	3415 3423	40000	- 16384
6140	3168	3169	3170	3171	3172	3173	3174	3175	6540		3425	3426	3427	3428	3429	3430	3431		- 20480
6150	3176	3177	3178	3179	3180	3181	3182	3183	6550		3433	3434	3435	3436	3437	3438	3439		- 24576
6160 6170	3184 3192	3185 3193	3186 3194	3187 3195	3188 3196	3189 3197	3190 3198	3191 3199	6560		3441 3449	3442 3450	3443 3451	3444 3452	3445 3453	3446 3454	3447 3455	70000	- 28672
											0440	0400	0101	0402	0400	0.01	0100		
6200 6210	3200 3208	3201 3209	3202 3210	3203 3211	3204 3212	3205 3213	3206 3214	3207 3215	6600 6610		3457 3465	3458	3459	3460	3461	3462	3463		
6220	3218	3209	3210	3211	3212	3213	3214	3215	6620		3465	3466 3474	3467 3475	3468 3476	3469 3477	3470 3478	3471 3479		
6230	3224	3225	3226	3227	3228	3229	3230	3231	6630	3480	3481	3482	3483	3484	3485	3486	3487		
6240	3232	3233	3234	3235	3236	3237	3238	3239	6640		3489	3490	3491	3492	3493	3494	3495		
6250 6260	3240 3248	3241 3249	3242 3250	3243 3251	3244 3252	3245 3253	3246 3254	3247 3255	6650 6660		3497 3505	3498 3506	3499 3507	3500 3508	3501 3509	3502 3510	3503 3511		
6270	3256	3257	3258	3259	3260	3261	3262	3263	6670		3513	3514	3515	3516	3517	3518	3519		
6300	3264	3265	3266	3267	3268	3269	3270	3271	6700	3520	3521	0500	25.22	0504	3525	95.90	25.27		
6310	3272	3273	3274	3275	3276	3277	3278	3279	6710		3529	3522 3530	3523 3531	3524 3532	3525	3526 3534	3527 3535		
6320	3280	3281	3282	3283	3284	3285	3286	3287	6720		3537	3538	3539	3540	3541	3542	3543		
6330 6340	3288 3296	3289 3297	3290 3298	3291 3299	3292 3300	3293 3301	3294 3302	3295 3303	6730		3545	3546	3547	3548	3549	3550	3551		
6350	3304	3305	3306	3299	3308	3309	3310	3311	6750		3553 3561	3554 3562	3555 3563	3556 3564	3557 3565	3558 3566	3559 3567		
6360	3312	3313	3314	3315	3316	3317	3318	3319	6760	3568	3569	3570	3571	3572	3573	3574	3575		
6370	3320	3321	3322	3323	3324	3325	3326	3327	6770	3576	3577	3578	3579	3580	3581	3582	3583		
	0	1	2	3	4	5	6	7		0	1	2	3	4	5	6	7		
7000	-								7400	+								7000	3584
7000 7010	0 3584 3592	1 3585 3593	2 3586 3594	3 3587 3595	4 3588 3496	5 3589 3497	6 3590 3598	7 3591 3599	7400 7410	3840	1 3841 3849	2 3842 3850	3 3843 3851	4 3844 3852	5 3845 3853	6 3846 3854	7 3847 3855	7000 to	3584 to
7010 7020	3584 3592 3600	3585 3593 3601	3586 3594 3602	3587 3595 3603	3588 3496 3604	3589 3497 3605	3590 3598 3606	3591 3599 3607	7410	3840 3848 3856	3841 3849 3857	3842 3850 3858	3843 3851 3859	3844 3852 3860	3845 3853 3861	3846 3854 3862	3847 3855 3863		
7010 7020 7030	3584 3592 3600 3608	3585 3593 3601 3609	3586 3594 3602 3610	3587 3595 3603 3611	3588 3496 3604 3612	3589 3497 3605 3613	3590 3598 3606 3614	3591 3599 3607 3615	7410 7420 7430	3840 3848 3856 3864	3841 3849 3857 3865	3842 3850 3858 3866	3843 3851 3859 3867	3844 3852 3860 3868	3845 3853 3861 3869	3846 3854 3862 3870	3847 3855 3863 3871	to	to
7010 7020	3584 3592 3600	3585 3593 3601	3586 3594 3602	3587 3595 3603 3611 3619 3627	3588 3496 3604	3589 3497 3605	3590 3598 3606	3591 3599 3607	7410	3840 3848 3856 3864 3872	3841 3849 3857	3842 3850 3858	3843 3851 3859	3844 3852 3860	3845 3853 3861	3846 3854 3862	3847 3855 3863	to 7777	to 4095
7010 7020 7030 7040 7050 7060	3584 3592 3600 3608 3616 3624 3632	3585 3593 3601 3609 3617 3625 3633	3586 3594 3602 3610 3618 3626 3634	3587 3595 3603 3611 3619 3627 3635	3588 3496 3604 3612 3620 3628 3636	3589 3497 3605 3613 3621 3629 3637	3590 3598 3606 3614 3622 3630 3638	3591 3599 3607 3615 3623 3631 3639	7410 7420 7430 7440 7450 7460	3840 3848 3856 3864 3872 3880 3888	3841 3849 3857 3865 3873 3881 3889	3842 3850 3858 3866 3874 3882 3890	3843 3851 3859 3867 3875 3883 3891	3844 3852 3860 3868 3876 3884 3892	3845 3853 3861 3869 3877 3885 3893	3846 3854 3862 3870 3878 3886 3894	3847 3855 3863 3871 3879 3887 3895	to 7777	to 4095
7010 7020 7030 7040 7050	3584 3592 3600 3608 3616 3624	3585 3593 3601 3609 3617 3625	3586 3594 3602 3610 3618 3626	3587 3595 3603 3611 3619 3627	3588 3496 3604 3612 3620 3628	3589 3497 3605 3613 3621 3629	3590 3598 3606 3614 3622 3630	3591 3599 3607 3615 3623 3631	7410 7420 7430 7440 7450	3840 3848 3856 3864 3872 3880 3888	3841 3849 3857 3865 3873 3881	3842 3850 3858 3866 3874 3882	3843 3851 3859 3867 3875 3883	3844 3852 3860 3868 3876 3884	3845 3853 3861 3869 3877 3885	3846 3854 3862 3870 3878 3886	3847 3855 3863 3871 3879 3887	to 7777	to 4095
7010 7020 7030 7040 7050 7060 7060 7070 7100	3584 3592 3600 3608 3616 3624 3632 3640 3648	3585 3593 3601 3609 3617 3625 3633 3641 3649	3586 3594 3602 3610 3618 3626 3634 3642 3650	3587 3595 3603 3611 3619 3627 3635 3643 3651	3588 3496 3604 3612 3620 3628 3636 3644 3652	3589 3497 3605 3613 3621 3629 3637 3645 3653	3590 3598 3606 3614 3622 3630 3638 3646 3654	3591 3599 3607 3615 3623 3631 3639 3647 3655	7410 7420 7430 7440 7450 7460 7460 7470 7500	3840 3848 3856 3864 3872 3880 3888 3896 3904	3841 3849 3857 3865 3873 3881 3889 3897 3905	3842 3850 3858 3866 3874 3882 3890 3898 3906	3843 3851 3859 3867 3875 3883 3891 3899 3907	3844 3852 3860 3868 3876 3884 3892 3900 3908	3845 3853 3861 3869 3877 3885 3893 3901 3909	3846 3854 3862 3870 3878 3886 3894 3902 3910	3847 3855 3863 3871 3879 3887 3895 3903 3911	to 7777	to 4095
7010 7020 7030 7040 7050 7060 7070 7100 7110	3584 3592 3600 3608 3616 3624 3632 3640 3648 3656	3585 3593 3601 3609 3617 3625 3633 3641 3649 3657	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658	3587 3595 3603 3611 3619 3627 3635 3643 3651 3659	3588 3496 3604 3612 3620 3628 3636 3644 3652 3660	3589 3497 3605 3613 3621 3629 3637 3645 3653 36653	3590 3598 3606 3614 3622 3630 3638 3646 3654 3654	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663	7410 7420 7430 7440 7450 7460 7470 7500 7510	3840 3848 3856 3864 3872 3880 3888 3896 3904 3912	3841 3849 3857 3865 3873 3881 3889 3897 3897 3905 3913	3842 3850 3858 3866 3874 3882 3890 3898 3906 3914	3843 3851 3859 3867 3875 3883 3891 3899 3907 3915	3844 3852 3860 3868 3876 3884 3892 3900 3908 3916	3845 3853 3861 3869 3877 3885 3893 3901 3909 3917	3846 3854 3862 3870 3878 3886 3894 3902 3910 3918	3847 3855 3863 3871 3879 3887 3895 3903 3911 3919	to 7777	to 4095
7010 7020 7030 7040 7050 7060 7060 7070 7100	3584 3592 3600 3608 3616 3624 3632 3640 3648	3585 3593 3601 3609 3617 3625 3633 3641 3649	3586 3594 3602 3610 3618 3626 3634 3642 3650	3587 3595 3603 3611 3619 3627 3635 3643 3651	3588 3496 3604 3612 3620 3628 3636 3644 3652	3589 3497 3605 3613 3621 3629 3637 3645 3653	3590 3598 3606 3614 3622 3630 3638 3646 3654	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671	7410 7420 7430 7440 7450 7460 7470 7500 7510 7510	3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920	3841 3849 3857 3865 3873 3881 3889 3897 3905	3842 3850 3858 3866 3874 3882 3890 3898 3906 3914 3922	3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923	3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924	3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925	3846 3854 3862 3870 3878 3886 3894 3902 3910	3847 3855 3863 3871 3879 3887 3895 3903 3911	to 7777	to 4095
7010 7020 7030 7040 7050 7060 7070 7100 7110 7120 7130 7140	3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3664 3672 3680	3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665 3673 3681	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666 3674 3682	3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667 3675 3683	3588 3496 3604 3612 3620 3628 3636 3644 3652 3660 3668 3676 3684	3589 3497 3605 3613 3621 3629 3637 3645 3653 3665 3669 3677 3685	3590 3598 3606 3614 3622 3630 3638 3646 3654 3654 3654 3670 3678 3686	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3679 3687	7410 7420 7430 7440 7450 7460 7510 7510 7510 7520 7530 7530	3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920 3928 3936	3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921 3929 3937	3842 3850 3858 3866 3874 3882 3890 3898 3906 3914 3922 3930 3938	3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923 3931 3939	3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3932 3940	3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933 3941	3846 3854 3862 3870 3878 3886 3894 3902 3910 3918 3926 3934 3942	3847 3855 3863 3871 3879 3887 3895 3903 3911 3919 3927 3935 3943	to 7777	to 4095
7010 7020 7030 7040 7050 7060 7070 7100 7110 7120 7130 7140 7150	3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3664 3672 3680 3688	3585 3593 3601 3609 3617 3625 3633 3641 3649 3645 3665 3673 3681 3689	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666 3674 3682 3690	3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667 3675 3683 3691	3588 3496 3604 3612 3620 3628 3636 3644 3652 3664 3668 3676 3684 3692	3589 3497 3605 3613 3621 3629 3637 3645 3653 3665 3669 3677 3685 3693	3590 3598 3606 3614 3622 3630 3638 3646 3654 3654 3654 3654 3670 3678 3678 3686 3694	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3647 3655 3663 3671 3679 3687 3695	7410 7420 7430 7440 7450 7460 7500 7510 7510 7510 7520 7530 7540	3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920 3928 3936 3944	3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921 3929 3937 3945	3842 3850 3858 3866 3874 3882 3890 3898 3906 3914 3922 3930 3938 3946	3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923 3931 3939 3947	3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3932 3940 3948	3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933 3941 3949	3846 3854 3862 3870 3878 3886 3894 3902 3910 3918 3926 3934 3942 3950	3847 3855 3863 3871 3879 3887 3895 3903 3911 3919 3927 3935 3943 3951	to 7777	to 4095
7010 7020 7030 7040 7050 7060 7070 7100 7110 7120 7130 7140	3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3664 3672 3680	3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665 3673 3681	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666 3674 3682	3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667 3675 3683	3588 3496 3604 3612 3620 3628 3636 3644 3652 3660 3668 3676 3684	3589 3497 3605 3613 3621 3629 3637 3645 3653 3665 3669 3677 3685	3590 3598 3606 3614 3622 3630 3638 3646 3654 3654 3654 3670 3678 3686	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3679 3687	7410 7420 7430 7440 7450 7460 7510 7510 7510 7520 7530 7530	3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920 3928 3936 3944 3952	3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921 3929 3937	3842 3850 3858 3866 3874 3882 3890 3898 3906 3914 3922 3930 3938	3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923 3931 3939	3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3932 3940	3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933 3941	3846 3854 3862 3870 3878 3886 3894 3902 3910 3918 3926 3934 3942	3847 3855 3863 3871 3879 3887 3895 3903 3911 3919 3927 3935 3943	to 7777	to 4095
7010 7020 7030 7040 7050 7060 7070 7100 7110 7120 7130 7130 7130 7150 7150 7150 7150	3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3664 3672 3680 3688 3696 3704	3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665 3673 3681 3681 3697 3705	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666 3674 3682 3690 3698 3706	3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667 3675 3683 3691 3699 3707	3588 3496 3604 3612 3620 3628 3636 3644 3652 3660 3668 3668 3676 3684 3692 3700 3708	3589 3497 3605 3613 3621 3629 3637 3645 3653 3665 3665 3667 3669 3677 3685 3693 3701 3709	3590 3598 3606 3614 3622 3630 3638 3646 3654 3654 3670 3678 3678 3686 3694 3702 3710	3591 3599 3607 3623 3623 3631 3639 3647 3655 3663 3671 3679 3687 3687 3685 3703 3711	7410 7420 7444 7450 7460 7510 7510 7510 7510 7510 7510 7510 751	3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920 3928 3936 3944 3952 3960	3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921 3929 3937 3945 3953 3961	3842 3850 3858 3866 3874 3890 3898 3906 3914 3922 3930 3938 3946 3954 3962	3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923 3931 3939 3947 3955 3963	3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3932 3940 3948 3956 3964	3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933 3941 3949 3957 3965	3846 3854 3862 3870 3878 3886 3894 3902 3910 3918 3926 3934 3942 3950 3958 3966	3847 3855 3863 3879 3887 3895 3903 3911 3919 3927 3935 3943 3951 3959 3967	to 7777	to 4095
7010 7020 7030 7050 7050 7050 7070 7100 7170 7120 7130 7140 7150 7160 7170 7120	3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3664 3664 3672 3680 3688 3696	3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665 3673 3681 3689 3697 3705 3713	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666 3674 3682 3690 3698	3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667 3675 3683 3691 3699 3707 3715	3588 3496 3604 3612 3620 3628 3636 3636 3644 3652 3668 3676 3684 3692 3700 3708 3716	3589 3497 3605 3613 3621 3629 3637 3645 3653 3661 3663 3661 3669 3677 3685 3693 3701 3709	3590 3598 3606 3614 3622 3630 3638 3646 3654 3654 3654 3670 3678 3686 3694 3702 3710	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3675 3687 3695 3703 3711 3719	7410 7420 7430 7444 7450 7460 7510 7510 7510 7510 7510 7550 7550 755	3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920 3928 3936 3936 3944 3952 3960	3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921 3929 3937 3945 3953 3961 3969	3842 3850 3858 3866 3874 3890 3898 3906 3914 3922 3930 3938 3946 3954 3962 3970	3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923 3931 3939 3947 3955 3963 3971	3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3932 3940 3948 3956 3964 3972	3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933 3941 3949 3957 3965 3973	3846 3854 3862 3870 3878 3886 3894 3902 3910 3918 3926 3934 3942 3950 3958 3966 3974	3847 3855 3863 3871 3879 3887 3895 3903 3911 3919 3925 3943 3951 3959 3967 3975	to 7777	to 4095
7010 7020 7030 7040 7050 7060 7070 7100 7110 7120 7130 7130 7130 7150 7160 7170 7120 7170 7210 7220	3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3664 3656 3664 3672 3688 3696 3704 3712 3720 3728	3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665 3673 3685 3689 3689 3689 3697 3705 3713 3721 3729	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666 3658 3666 3674 3682 3690 3698 3706 3714 3722 3730	3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667 3665 3683 3691 3699 3707 3715 3723 3731	3588 3496 3604 3612 3620 3628 3636 3644 3652 3660 3668 3664 3668 3676 3688 3676 3682 3700 3708 3716 3724 3732	3589 3497 3605 3613 3621 3629 3637 3645 3653 3661 3669 3667 36677 3685 3693 3701 3709 3717 3725 3733	3590 3598 3606 3614 3622 3630 3638 3646 3654 3654 3654 3670 3678 3686 3698 3686 3694 3710 3718 3726 3734	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3679 3687 3687 3687 3695 3703 3711 3719 3727 3735	7410 7421 7433 7440 7450 7450 7540 7540 7550 7550 7550	3840 3848 3854 3864 3872 3880 3896 3904 3912 3920 3928 3936 3944 3952 3960 3968 3968	3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921 3929 3937 3945 3953 3961 3969 3977 3985	3842 3850 3858 3866 3874 3882 3890 3898 3906 3914 3922 3930 3938 3946 3954 3954 3954 3954 39570 3978 3986	3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923 3931 3931 3931 39347 3955 3963 3947 3955 3963	3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3924 3932 3940 3948 3956 3964 3972 3980 3988	3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933 3941 3949 3957 3965 3973 3981 3989	3846 3854 3862 3870 3878 3886 3894 3902 3910 3918 3926 3934 3940 3958 3956 3958 3966 3974 3982 3990	3847 3855 3863 3871 3879 3887 3995 3903 3911 3959 3943 3959 3967 3959 3967 3975 3983 3991	to 7777	to 4095
7010 7020 7030 7040 7050 7060 7050 7100 7110 7110 7130 7140 7150 7160 7150 7160 7170 7200 7210 7220 7230	3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3664 3672 3680 3688 3696 3704 3712 3720 3728	3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3689 3673 3681 3689 3697 3705 3713 3721 3729 3737	3586 3594 3602 3618 3626 3634 3642 3650 3658 3664 3658 3664 3674 3682 3690 3698 3706 3714 3730	3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667 3675 3683 3691 3699 3707 3715 3723 3731 3739	3588 3496 3604 3620 3628 3636 3644 3652 3660 3668 3676 3684 3692 3700 3708 3716 3724 3740	3589 3497 3605 3613 3621 3629 3637 3645 3653 3645 3653 3661 3665 3693 3701 3709 3717 3725 3733 3741	3590 3598 3606 3614 3622 3630 3638 3646 3654 3654 3678 3686 3694 3710 3718 3718 3726 3734 3742	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3679 3687 3695 3703 3711 3719 3727 3735 3743	741(743) 743(744(746) 746(746(756) 751(751) 751(753) 754(755) 756(756(756(756) 756(756(756) 761(761) 762(763)	3840 3848 3856 3864 3872 3880 3988 3988 3994 3912 3920 3928 3936 3944 3952 3960 3968 3976 3988 3976	3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3929 3937 3945 3953 3961 3969 3975 3985	3842 3850 3858 3866 3874 3890 3898 3906 3914 3920 3938 3946 3954 3954 3962 3970 3978 3986 3994	3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923 3931 3939 3947 3955 3971 3971 3971 3977 3955	3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 3924 3924 3940 3948 3956 3956 3956 3956 3980 3980 3980	3845 3853 3869 3877 3885 3893 3901 3909 3917 3925 3933 3941 3949 3957 3965 3973 3981 3989 3997	3846 3854 3862 3878 3886 3894 3902 3910 3918 3926 3934 3942 3950 3958 3956 3958 3968 3974 3992 3998	3847 3853 3863 3871 3879 3895 3903 3911 3919 3927 3943 3951 3959 3967 3975 3983 3999	to 7777	to 4095
7010 7020 7030 7040 7050 7060 7070 7100 7110 7120 7130 7130 7130 7150 7160 7170 7120 7170 7210 7220	3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3664 3656 3664 3672 3688 3696 3704 3712 3720 3728	3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665 3673 3685 3689 3689 3689 3697 3705 3713 3721 3729	3586 3594 3602 3610 3618 3626 3634 3642 3650 3658 3666 3658 3666 3674 3682 3690 3698 3706 3714 3722 3730	3587 3595 3603 3611 3619 3627 3635 3643 3651 3659 3667 3665 3683 3691 3699 3707 3715 3723 3731	3588 3496 3604 3612 3620 3628 3636 3644 3652 3660 3668 3676 3668 3676 3688 3676 3682 3700 3708 3716 3724 3732 3740	3589 3497 3605 3613 3621 3629 3637 3645 3653 3661 3669 3667 36677 3685 3693 3701 3709 3717 3725 3733	3590 3598 3606 3614 3622 3630 3638 3646 3654 3654 3670 3678 3678 3770 3718 3726 3734 3742 3750	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3679 3685 3703 3711 3719 3727 3735 3743	7410 7432 7434 7460 7460 7460 7560 7550 7550 7550 7550 7550 7560 756	3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920 3928 3936 3958 3956 3960 3968 3976 3984 3956 3984 3990	3841 3849 3855 3865 3873 3881 3889 3897 3905 3913 3921 3929 3937 3945 3953 3961 3969 3977 3985 3993	3842 3850 3858 3866 3874 3892 3898 3906 3914 3922 3930 3938 3946 3954 3954 3954 3962 3970 3978 3986 3996	3843 3851 3859 3867 3875 3883 3899 3907 3915 3923 3931 3939 3947 3955 3963 3971 3979 3987 3995	3844 3852 3868 3876 3887 3892 3900 3908 3916 3924 3932 3940 3948 3956 3964 3956 3964 3972 3980 3988 3998	3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933 3941 3949 3957 3965 3973 3981 3989 3987 4005	3846 3854 3862 3870 3878 3898 3902 3910 3918 3926 3934 3942 3950 3958 3956 3958 3966 3974 3982 3990 3998	3847 3855 3863 3871 3879 3887 3895 3903 3911 3919 3927 3935 3945 3951 3959 3967 3975 3983 3991 3999	to 7777	to 4095
7010 7020 7030 7040 7050 7060 7050 7100 7110 7120 7130 7130 7140 7150 7150 7170 7200 7220 7220 7220 7230 7240 7250 7260	3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3664 3656 3664 3656 3664 3656 3668 3696 3704 3712 3720 3728 3776 3774	3585 3593 3601 3609 3617 3625 3633 3641 36649 36657 3663 3661 3689 3697 3705 3713 3729 3737 3745 3753 3761	3586 3594 3602 3610 3618 3626 3634 3654 3654 3654 3654 3654 3682 3690 3698 3706 3714 3722 3730 3738 3743 3754 3762	3587 3595 3603 3611 3619 3627 3643 3651 3653 3663 3663 3663 3683 3683 3683 3683	3588 3496 3604 3622 3620 3638 3644 3652 3666 3664 3664 3664 3664 3664 3664 366	3689 3497 3605 3613 3621 3637 3645 3653 3661 3653 3667 3685 3685 3685 3685 3685 3685 3685 3701 3709 3717 3725 3733 3741 3749	3590 3598 3606 3614 3622 3630 3638 3638 3654 3654 3654 3654 3654 3654 3670 3770 3710 3718 3726 3734 3742 3758 3766	3591 3599 3607 3615 3623 3631 3639 3647 3655 3663 3671 3679 3687 3703 3711 3719 3727 3735 3743 3759 3767	7410 7432 7434 7456 7460 7510 7550 7550 7550 7550 7550 7550 7560 756	3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920 3928 3936 3928 3936 3952 3960 3968 3976 3984 3992 4000 4008 4016	3841 3849 3857 3865 3873 3881 3889 3897 3905 3913 3921 3923 3933 3933 3945 3953 3961 3965 3993 4001 4009 4017	3842 3850 3858 3866 3874 3882 3890 3890 39914 3922 3930 3938 3946 3954 3954 3954 3954 3954 3954 3954 4002 4010	3843 3851 3859 3867 3875 3883 3891 3899 3907 3915 3923 3931 3939 3947 3955 3963 3971 3979 3987 3987 3987 3987 4003	3844 3852 3860 3868 3876 3988 3989 3990 3990 3990 3990 3990 3990	3845 3853 3861 3869 3877 3985 3991 3999 39917 3925 3933 3941 3949 3957 3965 3973 3984 3989 3997 4005	3846 3854 3862 3870 3878 3896 39902 3910 3918 3926 39342 3950 3942 3956 3958 3942 3956 3954 3956 3954 4022	3847 3855 3863 3871 3879 3887 3895 3903 3911 3919 3935 3943 3959 3967 3959 3967 3975 3983 3991 4007 4007 4023	to 7777	to 4095
7010 7020 7030 7040 7050 7060 7050 7100 7110 7120 7130 7140 7130 7140 7150 7170 7200 7210 7220 7220 7220 7240 7250	3584 3592 3600 3608 3616 3624 3632 3640 3648 3656 3664 3656 3664 3656 3664 3656 3664 3656 3704 3712 3720 3712 3728 3736 3744 3752	3585 3593 3601 3609 3617 3625 3633 3641 3657 3665 3665 3665 3665 3665 3665 3665	35886 3594 3602 3610 3618 3626 3634 3658 3658 3658 3658 3658 3658 3658 3658	3587 3595 3603 3611 3619 3627 3635 3643 3651 3663 3663 3663 3669 3707 3715 3723 3731 3739 3747 3747	3588 34964 3602 3612 3620 3628 3636 3644 3652 3660 3664 3660 3668 3676 3692 3700 3708 3716 3724 3740 3743 3748	3589 3497 3605 3613 3621 3629 3637 3645 3653 3645 3665 3665 3669 3669 3693 3701 3709 3717 3725 3733 3741 3749	3590 3598 3606 3614 3622 3630 3638 3646 3654 3662 3654 3662 3654 3662 3767 3742 3750 3758	3591 3593 3607 3615 3623 3639 3647 3655 3663 3671 3675 3687 3685 3703 3711 3719 3727 3735 3743 3759	7411 7432 7433 7444 7450 7460 7560 7550 7550 7550 7550 7560 7550 7560 75760 7560 75	3840 3848 3856 3864 3872 3880 3888 3896 3904 3912 3920 3928 3936 3928 3936 3952 3960 3968 3976 3984 3992 4000 4008 4016	3841 3849 3857 3865 3865 3865 3865 3867 3889 3983 3983 3993 3993 3993 3993 399	3842 3850 3858 3866 3874 3890 3998 3998 3994 3994 3994 3994 3994 3994	3843 3851 3859 3867 38875 3883 3891 3931 3931 3935 3947 3955 3963 3955 3963 3957 3995 3995 3995 3995 3995 3995	3844 3852 3860 3868 3876 3884 3890 3900 3900 3900 3916 3916 3924 3948 3956 3956 3956 3956 4004 4004	3845 3853 3861 3869 3877 3885 3893 3901 3917 3925 3933 3949 3957 3949 3957 3955 3957 3958 3957 3958	3846 3854 3862 3870 3878 3890 3902 3910 3918 3926 3934 3945 3958 3958 3958 3958 3958 3958 3958 4006 4014	3847 3853 3863 3871 3879 3885 3903 3911 3919 3927 3935 3943 3951 3959 3967 3975 3983 3991 3999 3997 4007	to 7777	to 4095
7010 7020 7040 7040 7050 7060 7100 7100 7110 7120 7130 7140 7140 7140 7150 7140 7140 7150 7210 7220 7230 7220 7220 7220 7250 7250 7250 7250 725	3584 3592 3600 3608 3616 3624 3652 3640 3664 3656 3664 3664 3664 3664 3664 3664	3585 3593 3601 3609 3617 3625 3633 3641 3645 3665 3665 3665 3665 3665 3665 3705 3705 3705 3713 3729 3745 3753 3761 3769 3777	3586 3594 3602 3610 3618 3626 3634 3642 3650 3656 3666 3674 3682 3706 3714 3725 3730 3738 3746 3754 3762 3770 3778	3587 3595 3603 3611 3619 3627 3635 3643 3651 3663 36643 36643 36643 36675 36675 3663 36691 3707 3715 3723 3731 3731 3747 3755 3771 37759	3588 3496 3604 3612 3620 3628 3636 3644 3652 3700 3708 3716 3724 3732 3740 3748 3756 3764 3772 3780	3689 3497 3605 3613 3621 3629 3653 3661 3653 3661 3663 3663 3665 3663 3665 3663 3701 3765 3773 3725 3725 3725 3773 3757 3765 3773 3757 37781	3590 3598 3606 3614 3622 3630 3638 3638 3646 3654 3654 3670 3670 3670 3694 3702 3710 3718 3726 3734 3742 3750 3756 3774 3762	3591 3599 3607 3615 3623 3631 3639 3647 3655 3703 3671 3671 3673 3703 3711 3719 3725 3743 3751 3743 3751 3767 3775	7410 7432 7434 7466 7466 7510 7510 7510 7510 7510 7550 7550 7550	3840 3848 3856 3868 3872 3880 3904 3920 3920 3920 3920 3936 3945 3936 3945 3956 3956 3956 3956 3956 4000 4008	3841 3849 3857 3865 3873 3881 3889 3897 3905 3921 3929 3937 3925 3953 3961 3969 3977 3985 3985 3985 3985 4001 4009 4007 4025 4033	3842 3850 3858 3866 3874 3882 3882 3988 3988 3994 3946 3954 3954 3954 3954 3954 3954 3954 4010 4012 4018 4018 4018 4018	3843 3851 3859 3867 3875 3883 3899 3907 3915 3923 3931 3939 3947 3955 3963 3947 3955 3963 3971 3979 4001 4019 4019 4019	3844 3852 3860 3868 3876 3894 3990 3900 3908 3924 3924 3932 3940 3948 3956 3964 3956 3988 3988 3986 4002 4022 4022	3845 3853 3861 3869 3877 3885 3893 3901 3909 3917 3925 3933 3949 3957 3949 3957 3985 3989 3989 3989 3989 4005 4021 4029 4037	3846 3854 3862 3870 3878 3992 3910 3918 3926 3934 3942 3942 3942 3958 3956 3956 3956 3956 3956 4014 4012 4022 4030	3847 3855 3863 3871 3879 3887 3895 3903 3911 3919 3935 3943 3959 3967 3959 3967 3975 3983 3991 4007 4007 4023	to 7777	to 4095
7010 7020 7030 7040 7050 7060 7060 7070 7110 7120 7130 7130 7130 7140 7150 7210 7220 7230 7240 7250 7260 7270 7310	3584 35592 3600 3608 3616 3624 3632 3640 3645 3663 3645 3664 3673 3680 3688 3704 3712 3726 3728 3734 3744 3752 3744 3752 3768 3768 3768	3585 3593 3601 3609 3617 3625 3633 3641 3649 3657 3665 3665 3665 3665 3667 3681 3769 3775 3775 3775 3775 3775 3775 3775 377	3586 3594 3602 3610 3618 3626 3634 3626 3650 3658 3698 3706 3714 3754 3738 3746 3738 3746 3754 3762 3770 3778 3778	3587 3595 3603 3611 3619 3663 36643 3663 36643 3663 3663 3663 3	3588 3496 3604 3612 3620 3628 3636 3664 36668 36668 36668 36668 36684 3692 3700 3708 3716 3724 3732 3748 3748 3772 3780	3589 3497 3605 3613 3621 3629 3637 3645 3663 3661 3669 3701 3709 3717 3725 3733 3741 3749 3757 3741 3749 3757 3745 3773 3741 37781 37781	3590 3598 3606 3614 3622 3630 3638 3646 3654 3654 3670 3778 37710 3718 3726 3734 3742 3750 3778 23760 3774 3782 3774	3591 3697 3615 3623 3631 3639 3647 3653 3663 3663 3663 3703 3711 3719 3727 3743 3751 3759 3765 3743 3751 3759 3765 3775	7410 7432 7434 7456 7466 7510 7510 7550 7550 7560 7560 7560 7610 7610 7610 7610 7620 7660 7660 7660 7660 7660 7670	3840 3848 3866 3864 3872 3880 3972 3920 3928 3936 3928 3952 3952 3952 3956 3956 3956 3956 3956 4016 4024 40032 4040	3841 3849 3857 3865 3873 3881 3883 3993 3993 3993 3995 3993 3995 3993 4001 4009 4017 4025	3842 3850 3858 3868 3874 3882 3882 3984 3934 3934 3934 3934 3934 3934 3934	3843 3851 3859 3867 3875 3883 3891 3899 3915 3923 3931 3939 39347 3935 3939 3947 39395 3939 3947 3955 3963 3971 3987 3987 4003 40011 4027	3844 3852 3860 3868 3876 3884 3892 3990 3908 3916 3924 39348 3940 3948 3948 3944 3956 4012 4020 4012 4028 4036 4044	3845 3853 3861 3869 3897 3895 3893 3901 3905 39317 3925 3933 3941 3949 3957 3965 3973 3981 3989 3997 4005 40013 4029 4037 4045	3846 3854 3862 3870 3878 3886 3992 3910 39318 3926 39342 3950 3942 3950 3942 3950 3942 3950 3944 4024 4014 4038 4046	3847 3855 3863 3871 3879 3987 3995 3903 3911 3927 3935 3943 3951 3953 3943 3954 3953 3943 3954 3953 3943 3994 4015 4007 4015	to 7777	to 4095
7010 7020 7030 7040 7050 7060 7060 7060 7070 7100 7120 7120 7120 7130 7140 7150 7150 7150 7150 7150 7150 7220 7230 7240 7250 7250 7250 7250 7250 7250 7250 725	3584 3592 3600 3608 3616 3624 3632 3640 3648 3654 3664 3664 3664 3664 3664 3664 3664	3585 3593 3601 3609 3617 3625 3633 3641 3645 3665 3673 3665 3673 3689 3697 3705 3705 3713 3729 3737 3745 3729 3745 3769 3777 3769	3586 3594 3602 3610 3618 3626 3634 3642 3658 3664 3664 3664 3664 3664 3668 3674 3690 3698 3706 3714 3722 3730 3738 3744 3776 3776 3778	3587 3595 3603 3611 3619 3627 3635 3643 3651 3663 36643 36643 36643 36643 36643 36675 36843 36675 36893 3707 3713 3773 3773 37747 37743 37771 37797 3795	3588 3496 3604 3612 3620 3628 3636 3663 3664 3664 3664 3664 3664 366	3589 3497 3605 3613 3621 3629 3637 3645 3669 3669 3669 3701 3709 3717 3725 3733 3741 3749 3741 3749 3773 3741 3749 3773 3765 3773 3781 3781	3590 3598 3606 3614 3622 3630 3638 3638 3646 3654 3670 3678 3702 3710 3718 3728 3734 3742 3758 3734 3758 3774 3758 3774	3591 3599 3607 3615 3623 3631 3631 3647 3655 3663 3671 3703 3771 3703 3771 3725 3743 3743 3743 3745 3745 3745 3745 374	7410 7432 7434 7456 7560 7570 7550 7550 7550 7556 7556 75	3840 3848 3856 3864 3872 3880 3872 3880 3974 3920 3928 3936 3952 39360 3948 3952 3952 3952 3956 3954 4006 4024 4032 4048	3841 3849 3857 3865 3873 3881 3889 39913 3921 3923 3945 3945 3945 3953 3945 3993 3945 3993 4001 4017 4025 4034 4041	3842 3850 3858 3866 3874 3882 3882 3882 3988 3914 3914 3914 3934 3934 3934 3934 3954 3954 3962 3970 3978 3986 3984 4002 4010 4018 4010 4018 4026	3843 3851 3859 3867 3875 3883 3891 3995 3915 3947 3947 3947 3955 3963 3947 3955 3963 3971 3971 3987 3987 3987 4003 4011 4019 4027	3844 3852 3860 3868 3876 3884 3892 3900 3908 3916 39348 39348 3948 3948 3948 3948 3948 39	3845 3853 3861 3869 3877 3885 3885 3885 3885 3991 3917 3935 3941 3949 3949 3949 3949 3949 3949 3949	3846 3854 3862 3870 3878 3886 3884 3902 3918 3936 39342 3950 3958 3956 3956 3956 3956 3956 3956 3958 3996 4006 4022 4030	3847 3855 3873 3879 3887 3887 3903 3903 3903 3935 3943 3955 3943 3955 3967 3953 3959 3967 3959 4007 4015	to 7777	to 4095
7010 7020 7030 7040 7050 7060 7060 7060 7070 7120 7120 7120 7120 7120 7120 712	3584 3552 3600 3608 3616 3624 3632 3640 3648 3656 36648 3652 3640 3672 3680 3767 3788 3704 3712 3728 3728 3726 37760 37766 37784 37760 37784 37760 37784 37780 3784 3784 3784 3784 3784 3784 3784 3784	3585 3593 3601 3609 3617 3625 3633 3641 3663 3663 3663 3663 3661 3689 3705 3713 3705 3713 3721 3726 3745 3753 3745 3753 3745 3753 3745 3769 3777 3785 3785 3785 3785 3785 3785 3785	3586 3594 3612 3610 3618 3626 3634 3642 3658 3664 3664 3664 3664 3664 3664 3662 3690 3714 3722 3730 3718 3744 3754 3778 3778 3778 3786 3794 3810	3587 3695 3603 3619 3627 3635 3643 3651 3653 3663 3663 3663 3675 3683 3699 3707 3715 3731 3739 3747 3755 3763 3771 3755 3787 3787 3787 3787 3787 3787 3787	3588 3496 3604 3612 3620 3628 3636 3664 3664 3664 3664 3664 3664 3676 3700 3708 3716 3732 3740 3778 3756 3764 37780 37780 3788 3796 3798 3796 3804	3589 3497 3605 3613 3629 3629 3637 3645 3653 3669 3669 3669 3669 3707 3709 3717 3725 3733 3749 3749 3749 3749 3749 3749 3749	3590 3598 3606 3614 3622 3630 3638 3646 3652 3630 3638 3646 3652 3670 3768 3760 3774 3782 3750 3758 3768 3756 3754 3758 3768 3774 3782 3750 3778 3790 3798 3806 3814	3591 3599 3607 3613 3631 3633 3647 3655 3663 3679 3687 3679 3695 3703 3711 3719 3725 3743 3759 3767 3775 3783 3791 3799 3807	7410 7432 7434 7456 7466 7510 7510 7550 7550 7560 7560 7560 7610 7610 7610 7610 7620 7660 7660 7660 7660 7660 7670	3840 3848 3856 3864 3872 3880 3972 3888 3996 3924 3932 3926 3926 3934 3950 3928 3936 3936 3950 3950 3950 3950 3950 3950 4000 4016 4024 4040 4048 4054	3841 3849 3857 3865 3873 3881 3883 3993 3993 3993 3995 3993 3995 3993 4001 4009 4017 4025	3842 3850 3858 3868 3874 3882 3882 3984 3934 3934 3934 3934 3934 3934 3934	3843 3851 3859 3867 3875 3883 3891 3899 3915 3923 3931 3939 39347 3935 3939 3947 39395 39393 3947 3955 3963 3971 3987 3987 4003 40011 4012	3844 3852 3860 3868 3876 3884 3892 3990 3908 3916 3924 39348 3940 3948 3948 3944 3956 4012 4020 4012 4028 4036 4044	3845 3853 3861 3869 3897 3895 3893 3901 3905 39317 3925 3933 3941 3949 3957 3965 3973 3981 3989 3997 4005 40013 4029 4037 4045	3846 3854 3862 3870 3878 3886 3992 3910 39318 3942 3950 3942 3950 3942 3950 3942 3950 3944 4024 4014 4022 4038 4046	3847 3855 3863 3871 3879 3987 3995 3903 3911 3927 3935 3943 3951 3953 3943 3954 3953 3943 3954 3953 3943 3994 4015 4007 4015	to 7777	to 4095
7010 7020 7030 7040 7060 7060 7060 7060 7060 7060 7100 7110 7120 7130 7140 7140 7140 7140 7140 7140 7140 714	3584 3552 3600 3608 3616 3624 3648 3656 3664 3656 3664 3656 3668 3764 3768 3774 3712 3720 3728 3734 3743 3744 3752 37368 3746 3746 3746 3746 3746 3746 3746 3746	3585 3593 3601 3609 3617 3625 3633 3641 3663 3663 3663 3663 3663 3663	3586 3594 3602 3610 3618 3626 3634 3642 3658 3662 3658 3662 3658 3662 3662 3662 3768 3768 3776 3778 3778 3778 3778 3778	3587 3595 3603 3611 3619 3627 3635 3663 3663 3663 3669 3707 3715 3723 3739 3747 3779 3779 3779 3795 3803 3811 3819	3588 3496 3604 3612 3620 3628 3636 3644 3652 3664 3664 3664 3700 3708 3716 3724 3730 3740 3740 3744 3743 3740 3744 3746 3744 3746 3744 3748 3746 3748 3746 3748 3748 3748 3748 3748 3748 3748 3748	3589 3497 3605 3613 3621 3629 3637 3645 3653 3645 3653 3645 3663 3663 3701 3709 3717 3725 3733 3741 3749 3757 3773 3741 3749 3757 3773 3781 3781 3797 3895 3891 3797	3590 3606 3614 3622 3630 3638 3646 3654 3654 3654 3654 3702 3710 3718 3726 3737 3710 3718 3726 3734 3742 3758 3758 3758 3758 3758 3758 3758 3758	3591 3599 3607 3615 3633 3631 3639 3647 3655 3663 3703 3793 3793 3793 3793 3793 3767 3795 3793 3799 3807 3815	7410 7432 7434 7456 7460 7510 7550 7550 7550 7556 7557 7560 7557 7560 7570 7610 7610 7610 7610 7610 7610 7610 76	3840 3848 3866 3864 3872 3880 3872 3888 3896 3994 3936 3944 3952 3944 3952 3944 3954 3944 3954 3944 3954 4000 4008 4016 4024 4032 4048 4056 4056 4072	3841 3849 3867 38657 3863 3873 3881 3889 3995 39913 3929 3937 3945 39953 3961 3969 3953 3993 39953 39953 39953 39953 39953 39953 4001 40025 40034 40049 40057 40057 4073	3842 3850 3858 3866 3874 3882 3974 3889 3914 3930 3930 3934 3954 3954 3954 3956 3978 3986 4002 4010 4002 4014 4002 4058 4058 4058 4074	3843 3851 3859 3867 3883 3891 39915 3923 3939 3939 3939 3939 3947 3955 3963 3995 39963 3997 3997 3997 3997 4003 4001 4019 4027 4035 4061 4051 4051	3844 3852 3860 3868 3876 3884 3892 3900 3908 3908 3924 39340 3948 3940 3948 3940 3948 3946 3956 3964 4024 4022 4024 4022 4026 4024 4052 4056 4056 4056 4056 4056 4056 4056 4056	3845 3853 3861 3867 3887 3887 3885 3991 3901 3901 3925 3933 3933 3935 3957 3965 3957 3981 3989 4005 4013 4029 4037 4005 4053 4061 4053 4061	3846 3854 3870 3870 39878 3886 3992 39910 39918 3992 3993 39942 39950 39942 39950 39942 39950 39942 39950 39944 4050 4014 4054 4054 4054 4054 4054 40	3847 3865 3865 3867 3879 3887 3903 3991 3927 3935 3945 3951 3951 3959 3965 3993 3995 3995 3995 3995 3995	to 7777	to 4095
7010 7020 7030 7040 7050 7060 7060 7060 7070 7120 7120 7120 7120 7120 7120 712	3584 3552 3600 3608 3616 3624 3632 3640 3648 3656 36648 3652 3640 3672 3680 3767 3788 3704 3712 3728 3728 3726 37760 37766 37784 37760 37784 37760 37784 37780 3784 3784 3784 3784 3784 3784 3784 3784	3585 3593 3601 3609 3617 3625 3633 3641 3663 3663 3663 3663 3661 3689 3705 3713 3705 3713 3721 3726 3745 3753 3745 3753 3745 3753 3745 3769 3777 3785 3785 3785 3785 3785 3785 3785	3586 3594 3612 3610 3618 3626 3634 3642 3658 3664 3664 3664 3664 3664 3664 3662 3690 3714 3722 3730 3718 3744 3754 3778 3778 3778 3786 3794 3810	3587 3695 3603 3619 3627 3635 3643 3651 3653 3663 3663 3663 3675 3683 3699 3707 3715 3731 3739 3747 3755 3763 3771 3755 3787 3787 3787 3787 3787 3787 3787	3588 35496 3604 3612 3620 3628 3636 3664 3664 3664 3664 3664 3664 3676 3700 3708 3716 3732 3740 3778 3756 3764 37780 37780 3788 3796 3798 3798 3798 3798 3798 3798 3798 3798	3589 3497 3605 3613 3629 3629 3637 3645 3653 3669 3669 3669 3669 3707 3709 3717 3725 3733 3749 3749 3749 3749 3749 3749 3749	3590 3598 3606 3614 3622 3630 3638 3646 3652 3630 3638 3646 3652 3670 3768 3760 3774 3782 3750 3758 3768 3756 3754 3758 3768 3774 3782 3750 3778 3790 3798 3806 3814	3591 3599 3607 3613 3631 3633 3647 3655 3663 3679 3687 3679 3695 3703 3711 3719 3725 3743 3759 3767 3775 3783 3791 3799 3807	7410 7432 7434 7456 7460 7510 7510 7520 7550 7560 7560 7560 7560 7560 7560 756	3840 3848 3866 3864 3872 3880 3872 3880 3972 3920 3928 3936 3952 3944 3952 3944 3952 3944 3952 3944 4008 4008 4024 4032 4040 4044 4042 4044 4056 4064 4064 4064	3841 3849 3857 3865 3913 3887 3987 3985 39913 3929 3937 3945 3995 3995 3995 3995 3995 3995 3995	3842 3850 3858 3860 3874 3892 3890 3994 3930 3934 3934 3954 3954 3954 3954 4002 4018 4018 4018 4026 4042 4050 4066	3843 3851 3857 3867 3875 3883 3899 3907 3915 3923 3931 3939 3947 3955 3963 3955 3963 39971 3979 4003 4001 4019 4027 4043 4051	3844 3852 3860 3868 3876 3884 3892 3990 39916 3992 3948 39916 39948 39956 39964 39956 39964 39956 39964 4020 4020 4022 4020 4028 4044 4052	3845 3853 3853 3861 3867 3887 3893 3991 3995 3993 3994 3995 3995 3995 3995 3995	3846 3854 3854 3857 3878 3878 3987 39902 39910 39918 3992 39934 3958 3958 3958 3958 3958 3958 3958 3958	3847 3865 3865 3865 3879 3887 3893 3903 39913 3993 3993 3995 39943 3959 3967 3959 3967 3959 3967 3995 3995 3995 3995 3995 3995 3995 4007 4015 4012	to 7777	to 4095

APPENDIX L

	TAL-DE		FRACT		NVERSIC		
OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.
.000	.000000	.100	.125000	.200	.250000	.300	.375000
.001	001953	.101	126953	.201	.251953	.301	.376953
					253906	.302	.378906
.002	.003906	.102	128906	.202			
.003	.005859	.103	130859	.203	.255859	.303	.380859
.004	.007812	.104	132812	.204	.257812	.304	.382812
						.305	.384765
.005	009765	.105	.134765	.205	.259765		
.006	.011718	.106	.136718	.206	.261718	.306	.386718
.007	013671	.107	.138671	.207	.263671	.307	.388671
.010	.015625	.110	140625	.210	.265625	.310	.390625
	.017578						
.011		.111	.142578	.211	.267578	.311	.392578
.012	.019531	.112	.144531	.212	.269531	.312	.394531
.013	.021484	.113	146484	.213	.271484	.313	.396484
.014	.023437	.114	148437	.214	273437	.314	.398437
.015	.025390	.115	.150390	.215	.275390	.315	.400390
.016	.027343	.116	152343	.216	.277343	.316	.402343
.017	.029296	.117	154296	.217	279296	.317	404296
.020	.031250	.120	156250	.220	.281250	.320	.406250
.021	.033203	.121	158203	.221	283203	.321	.408203
.022	.035156	.122	160156	.222	.285156	.322	.410156
.023	.037109	123	162109	.223	.287109	.323	412109
.024	.039062	124	.164062	.224	.289062	.324	.414062
.025	.041015	.125	.166015	.225	.291015	.325	.416015
.026	042968	126	167968	.226	292968	.326	417968
.020	.044921	.127	169921	.220	.294921	.320	.419921
.030	.046875	.130	.171875	.230	.296875	.330	.421875
.031	.048828	.131	.173828	.231	.298828	.331	.423828
.032	.050781	.132	.175781	.232	.300781	.332	.425781
.033	.052734	.133	.177734	.233	.302734	.333	.427734
.034	.054687	.134	.179687	.234	.304687	.334	.429687
.035	.056640	.135	.181640	.235	.306640	.335	.431640
.036	.058593	.136	183593	.236	.308593	.336	.433593
.037	060546	.137	185546	.237	.310546	.337	435546
.040	.062500	1					
		.140	.187500	.240	.312500	.340	.437500
.041	.064453	141	189453	.241	.314453	.341	.439453
.042	.066406	.142	.191406	.242	.316406	.342	.441406
.043	068359	.143	193359	.243		.343	443359
					.318359		
.044	070312	.144	.195312	.244	.320312	.344	.445312
.045	.072265	.145	197265	.245	.322265	.345	.447265
.046	.074218	.146	199218	.246	324218	.346	449218
.047	.076171	140	.201171	.240	.326171	.340	.443218
				ł			
.050	078125	.150	.203125	.250	.328125	.350	.453125
.051	.080078	.151	.205078	.251	.330078	.351	.455078
.052	.082031	152	207031	.252	.332031		
						.352	.457031
.053	.083984	.153	208984	.253	.333984	.353	.458984
.054	.085937	.154	.210937	.254	.335937	.354	.460937
.055	.087890	.155	212890	.255	.337890	355	462890
.056							
	089843	.156	214843	.256	.339843	.356	.464843
.057	.091796	.157	.216796	.257	.341796	.357	.466796
.060	.093750	.160	.218750	.260	.343750	.360	.468750
.061	.095703	.161	220703	.261	345703	.361	470703
.062	.097656	.162	.222656	.262	.347656	.362	.472656
.063	.099609	.163	.224609	.263	.349609	.363	.474609
.064	101562	.164	226562	.264			476562
					.351562	.364	
.065	.103515	.165	.228515	.265	.353515	.365	.478515
.066	.105468	.166	.230468	.266	355468	.366	.480468
.067	.107421	167	232421	.267	.357421	.367	.482421
.070							
	.109375	.170	.234375	.270	.359375	.370	.484375
.071	111328	.171	236328	.271	.361328	.371	486328
.072	113281	.172	.238281	.272	.363281		
						.372	488281
.073	.115234	.173	.240234	.273	.365234	.373	.490234
.074	.117187	.174	242187	.274	.367187	.374	.492187
.075	.119140	.175	244140	275	.369140	.375	.494140
	.121093						
070		.176	.246093	.276	.371093	.376	.496093
.076 .077	.123046	.177	248046	.277	.373046	.377	

AL-DECIMAL FRACTION CONVERSION TABLE

∟-1

.

001	TAL-DE	ECIMAL	FRACTI	ON CON	IVERSIC	N TABL	E
OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.
.000000 .	000000	.000100	.000244	.000200	.000488	.000300	.000732
	000003	.000101	.000247	.000201	.000492	.000301	.000736
	000007	.000102	.000251	.000202	000495	.000302	.000740
.000003 .	.000011	.000103	.000255	.000203	.000499	.000303	.000743
.000004 .	000015	.000104	.000259	.000204	.000503	.000304	.000747
	000019	.000105	.000263	.000205	.000507	.000305	.000751
	.000022	.000106	.000267	.000206	.000511	.000306	.000755
	000026	.000107	.000270	.000207	.000514	.000307	.000759
	000030	.000110	.000274	.000210	.000518	.000310	.000762
	000034	.000111	.000278	.000211	.000522	.000311	.000766
	000038	.000112	.000282	.000212	.000526	.000312	.000770
	000041	.000113	.000286	.000213	.000530	.000313	.000774
	000045	.000114	.000289	.000214	.000534	.000314	.000778
	000049	.000115	.000293	.000215	.000537	.000315	.000782
	000053	.000116	.000297	.000216	.000541	.000316	.000785
		.000117	.000301	.000217	.000545	.000317	.000789
	000061	.000120	.000305	.000220	.000549	.000320	.000793
	000068	.000121 .000122	.000308 .000312	.000221 .000222	.000553	.000321	000797
	000072	.000122	.000312	.000222	.000556 .000560	.000322 .000323	.000801 .000805
	000076	.000123	.000320	.000223	.000564	.000323	.000808
	000080	.000125	.000324	.000225	.000568	.000325	.000812
	000083	.000126	.000328	.000226	.000572	.000326	.000812
	000087	.000127	.000331	.000227	.000576	.000327	.000820
	000091	.000130	.000335	.000230	.000579	.000330	.000823
	.000095	.000131	.000339	.000231	.000583	.000331	.000827
	.000099 1	.000132	.000343	.000232	.000587	.000332	.000831
	.000102	.000133	.000347	.000233	.000591	.000333	.000835
	000106	.000134	.000350	.000234	.000595	.000334	.000839
	000110	.000135	.000354	.000235	.000598	.000335	.000843
	000114	.000136	.000358	.000236	.000602	.000336	.000846
	000118	.000137	.000362	.000237	.000606	.000337	.000850
	.000122	.000140	.000366	.000240	.000610	.000340	.000854
	000125	.000141	.000370	.000241	.000614	.000341	.000858
	000129	.000142	.000373	.000242	.000617	.000342	.000862
	.000133	.000143	.000377	.000243	.000621	.000343	.000865
	000137 000141	.000144 .000145	.000381 .000385	.000244 .000245	.000625	.000344	.000869
	.000144	.000145	.000389	.000245	.000629 .000633	.000345 .000346	.000873 .000877
	000148	.000147	.000392	.000248	.000637	.000348	.000877
	000152	.000150	.000396	.000250	.000640	.000350	.000885
	.000156	.000151	.000400	.000251	.000644	.000351	.000888
	000160	.000152	.000404	.000252	.000648	.000352	.000892
	000164	.000153	.000408	.000253	.000652	.000353	.000896
	000167	.000154	.000411	.000254	.000656	.000354	.000900
	000171	.000155	.000415	.000255	.000659	.000355	.000904
	000175	.000156 .000157	.000419	.000256	.000663	.000356	.000907
			.000423	.000257	.000667	.000357	.000911
	.000183 .000186	.000160 .000161	.000427 .000431	.000260	.000671	.000360	.000915
	000186	.000161	.000431	.000261	.000675 .000679	000361	.000919
	000190	.000162	.000434	.000262	.000682	000362	.000923
	000198	.000163	.000438	.000263	.000686	.000363	.000926 .000930
	.000202	.000165	.000446	.000265	.000690	.000365	.000930
	000205	.000166	.000450	.000266	.000694	.000366	.000938
	000209	.000167 .	.000453	.000267	.000698	.000367	.000942
	000213	.000170	.000457	.000270	.000701	.000370	.000946
	000217	.000171	.000461	.000271	.000705	.000371	.000949
	.000221	.000172	.000465	.000272	.000709	.000372	.000953
	000225	.000173	.000469	.000273	.000713	.000373	.000957
	000228	.000174	.000473	.000274	.000717	.000374	.000961
	.000232 .000236	.000175 .000176	.000476 .000480	.000275	.000720 .000724	.000375 .000376	.000965
	.000230	.000176	.000480	.000276	.000728	.000376	.000968 .000972
			.000+04			.000377	.000972

∟-2

	AL-DE		FRACI	ON CONVERSIC	IN IABL	
OCTAL	DEC.	OCTAL	DEC.	OCTAL DEC.	OCTAL	DEC.
.000400	.000976	.000500	.001220	.000600 .001464	.000700	.001708
.000401	.000980	.000501	.001224	.000601 .001468	.000701	.001712
.000402	.000984	.000502	.001228	000602 001472	.000702	.001716
.000403	.000988	.000503	.001232	.000603 .001476	.000703	.001720
.000404	.000991	.000504	.001235	.000604 .001480	.000704	.001724
.000405	.000995	.000505	.001239	.000605 .001483	.000705	.001728
.000406	.000999	.000506	.001243	.000606 .001487	.000706	.001731
.000407	.001003	.000507	.001247	.000607 .001491	.000707	.001735
.000410	.001007	.000510	.001251	.000610 .001495	.000710	.001739
.000411	.001010	.000511	.001255	.000611 .001499	.000711	.001743
.000412	.001014	.000512	.001258	.000612 .001502	.000712	.001747
.000413						
	.001018	.000513	.001262	000613 001506	.000713	.001750
.000414	.001022	.000514	.001266	.000614 .001510	.000714	.001754
.000415	.001026	.000515	.001270	.000615 .001514	.000715	.001758
.000416	.001029	.000516	.001274	.000616 .001518	.000716	.001762
.000417	.001033	.000517	.001277	.000617 .001522	.000717	.001766
.000420	.001037	.000520	.001281	.000620 .001525	.000720	.001770
.000421	.001041	.000521	.001285	000621 001529	.000721	.001773
.000422	.001045	.000522	.001289	.000622 .001533	.000722	.001777
.000422	.001049					
		.000523	.001293	.000623 .001537	.000723	.001781
.000424	.001052	000524	.001296	.000624 .001541	.000724	.001785
.000425	.001056	000525	.001300	.000625 .001544	.000725	.001789
.000426	.001060	.000526	.001304	.000626 .001548	.000726	.001792
.000427	.001064	.000527	.001308	.000627 .001552	.000727	.001796
.000430	.001068	.000530	.001312	.000630 .001556	.000730	.001800
.000431	.001071	.000531	.001316	.000631 .001560	.000731	.001804
.000432	.001075	.000532	.001319	.000632 .001564	.000732	.001808
.000433	.001079	.000533	.001323	.000633 .001567	.000733	.001811
.000434	.001083					
		.000534	.001327	000634 001571	.000734	.001815
.000435	.001087	.000535	.001331	.000635 .001575	.000735	.001819
.000436	.001091	.000536	.001335	.000636 .001579	.000736	.001823
.000437	.001094	.000537	.001338	.000637 .001583	.000737	.001827
.000440	.001098	.000540	.001342	.000640 .001586	.000740	.001831
.000441	.001102	.000541	.001346	.000641 .001590	.000741	.001834
.000442	.001106	000542	.001350	.000642 .001594	.000742	.001838
.000443	.001110	000543	.001354	.000643 .001598	.000743	.001842
.000444	.001113	000544	.001358	.000644 .001602	.000743	
000445	.001117					.001846
		.000545	.001361	000645 001605	.000745	.001850
.000446	.001121	000546	.001365	.000646 .001609	.000746	001853
.000447	.001125	.000547	.001369	.000647 .001613	.000747	.001857
.000450	001129	.000550	.001373	.000650 .001617	.000750	.001861
.000451	.001132	.000551	.001377	.000651 .001621	.000751	.001865
.000452	.001136	.000552	.001380	.000652 .001625	.000752	.001869
.000453	.001140	.000553	.001384	.000653 .001628	.000753	.001873
.000454	.001144	.000554	001388	.000654 .001632	.000754	.001876
.000455	.001148	000555	.001392	000655 001636	.000755	.001880
.000456	.001152	.000556	.001396	.000656 .001640		
.000457	.001155		.001398		.000756	.001884
.000457	.001100	.000557	001399	.000657 .001644	.000757	.001888
.000460	.001159	.000560	001402	000660 001017	000700	001000
			.001403	000660 001647	.000760	.001892
.000461	.001163	000561	.001407	.000661 .001651	.000761	.001895
.000462	.001167	.000562	.001411	.000662 .001655	.000762	.001899
.000463	.001171	.000563	.001415	.000663 .001659	.000763	.001903
.000464	.001174	.000564	.001419	.000664 .001663	.000764	.001907
.000465	.001178	000565	.001422	000665 001667	.000765	.001911
.000466	.001182	.000566	.001426	.000666 .001670	.000766	
.000467	.001186					.001914
		.000567	.001430	.000667 .001674	.000767	.001918
.000470	.001190	.000570	.001434	000670 001679	000770	001000
.000471	.001194			000670 001678	.000770	.001922
		.000571	.001438	.000671 .001682	.000771	.001926
.000472	.001197	.000572	.001441	.000672 .001686	.000772	.001930
.000473	.001201	.000573	.001445	.000673 .001689	.000773	.001934
.000474	.001205	.000574	.001449	.000674 .001693	.000774	.001937
.000475	.001209	.000575	.001453	.000675 .001697	.000775	.001941
.000476	.001213	000576	.001457	.000676 .001701	.000776	.001945
.000477	.001216	000577	.001461	.000677 .001705		
				.000077 .001705	.000777	.001949
					······	

OCTAL-DECIMAL FRACTION CONVERSION TABLE

L-3

COMMENT SHEET

CONTROL DATA

160G	Programming-Reference	Manual	Publication	No.	G02000c


.

FROM NAME :__

CUT ALONG LINE

BUSINESS

COMMENTS: (DESCRIBE ERRORS, SUGGESTED ADDITION OR DELETION AND INCLUDE PAGE NUMBER, ETC.)



STAPLE

STAPLE