

ADVANCE COPY
THIS DESCRIPTION IS PRELIMINARY AND
SUBJECT TO CHANGE WITHOUT NOTICE.

IDENTIFICATION

PRODUCT CODE: MAINDEC-12-D8CA-D-(D)
PRODUCT NAME: KW12-~~REAL~~ TIME CLOCK DIAGNOSTIC
DATE CREATED: OCTOBER 1, 1969
AUTHOR: JAMES KELLY
STEVE TEICHER

Mnemonic : KW12TST

ADVANCE COPY
THIS DESCRIPTION IS PRELIMINARY AND
SUBJECT TO CHANGE WITHOUT NOTICE.

ABSTRACT

The KW-12 diagnostic program verifies the correct operation of the buffer preset register, the clock counter register, the clock control register, the clock enable register, the IO bus interfere, and the clock input channels. The test once started halts, only in case of an error or operator intervention.

REQUIREMENTS

Storage

Locations 0--3200 in bank 0 are utilized.

Equipment

PDP-12--with KW-12 option

Program Loading

- a) If the Binary Loader is in memory, proceed to step b. Otherwise, load the binary loader into memory.
- b) Set Left Switches=7777_g
- c) Set: Right Switches=4000_g
- d) Press IO preset and start Left Switches
- e) Turn Reader on

General Description

The ability to transfer all numbers between the AC and the clock registers is thoroughly tested. All modes of the KW-12 operation are tested. The clock counter is operated at the five crystal controlled rates and at the rate of input channel 1. External KW-12 inputs are tested with the selector switch turned to line frequency. There are four test options of which one is to eliminate testing of the AD-12 fast SAM instruction which is affected by mode bit 0 of the KW-12.

Operation Procedure

- a) Load programs with binary loader
- b) Select option by setting right switches as follows:
 - 1) Bit 0 (1) suppress test completion alarm
 - 2) Bit 5 (1) suppress print pass completion printing
 - 3) Bit 8 (1) suppress test of AD-12 fast SAM instructionNormal operation on a PDP-12C is with right switches=0000
- c) Set Selector switches on KW-12 panels to line frequency.
- d) Set Left Switches=0200

- e) If AD-12 fast SAM instructions is to be tested, set KNOB 0 to extreme counterclockwise and KNOB 1 to extreme clockwise.
- f) Set mode key on PDP-8 mode, press ID preset, and start Left Switches.

Test Operation

After start; at location 0200 the program performs 39 tests per, pass, halting only in the case of an error. At the end of each pass, which requires approximately 30 seconds, the letter K is typed on the teletype unless suppressed by the right switch setting. If after 30 seconds the program fails to complete a pass the operator should stop the computer and check the location counter against the program listing as the program is in a counting loop which indicates a failure of the counter, the time house, or an external input channel.

After 16 complete passes of the test program, the program will cease testing and sound a distinctive whistle on the PDP-12 speaker, unless this mode is suppressed by the right switch setting.

Options:

There are 4 options available selected by the right switches.

<u>Right Switch Setting</u>	<u>Description of Option</u>
0000	Tests AD-12 fast SAM prints letter <u>K</u> after every pass of program after 16 passes of program quits test and sounds completion alarm on speaker
1000	Supresses test of AD-12 fast SAM
2000	Supresses typing of <u>K</u> after every pass of program
4000	Allows program to repeat indefinitely

All combinations of options are legal.

Errors

- a) Error Halts--If the computer halts check the listing for explanation of the halt.
- b) Failure of the counter time base or an external input channel can cause the program to loop indefinitely through a 2 or 3 instruction loop. If the program fails to complete a pass in approximately 30 seconds, the operator should stop the machine and check the location counter against the listing to determine if the program is waiting for a counter overflow or external input channel.

Manual Test

When the computer is halted, the run light is out, it is possible to check the advancement of the clock counter manually as follows:

- a) Set mode Switch to PDP-8 mode
- b) Set Left Switches equal to 6137
- c) Press IO preset and DO alternately

After every press of the DO Switch, the clock counter will be read into the AD7. Each press of IO preset will clear the AC and advance the clock counter one or two counts. Therefore, by noting the reading of the AC after each DO, the fact that the clock counter advanced may be ascertained.

TESTS

The following--tests are performed in the order listed below:

<u>Test #</u>	<u>Description</u>
TST 20	Does AC change after a transfer to the Buffer Preset Register?
TST 21	Does the Buffer Preset Register Jam into the AC?
TST 22	Can the Buffer Preset Register be cleared to 0000?
TST 23	Do all numbers transfer between the AC and the Buffer Preset Register?
TST 24	Do random numbers transfer between the AC and the Buffer Preset Register?
TST 25	Does reading the Buffer Preset Register change its content?
TST 26	Can the Buffer Preset Register gate perform at maximum speed?
TST 27	Can the Buffer Preset Register survive checkerboard patterns?
TST 28	Can the Buffer Preset Register handle random complement patterns?
TST 29	Does executing the CLEN instruction affect the AC?
TST 30	Does the Buffer Preset Register change after a transfer to the clock counter register?
TST 31	Can the clock counter be read using the 6137 instruction?
TST 32	Can the clock counter be cleared?
TST 33	Do all numbers transfer between the Buffer Preset Register and the clock counter register?
TST 34	Do random numbers transfer between the Buffer Preset Register and the clock counter register?
TST 35	Does reading the clock counter register change its CONTENTS?

TST 37 Can the Buffer Preset Register be ORED into the clock counter register?

TST 38 Can the clock counter register be loaded with mode 2(Ø) in error?

TST 39 Can the clock counter be loaded with mode 1 (1) in error?

TEST 3Ø Does rapid actuating of the mode gates affect counter?

TEST 31 This is a general gate shaking test of the mode flip flops.

TEST 32 Does mode bit 2 changing from 1 Ø clear the clock counter register?

TST 4Ø Does the overflow of the clock counter register set the overflow flip flop?

TST 41A This is a general test of the overflow flip flop.

TEST 4 This is a series of tests. Labeled TST 41 through TST 49B that check each bit of the counter.

TEST 5 Does the clock counter register count at all rates?

ITSTØ1 Does input channel 1 cause a proper interrupt?

INPTØ1 This is a simulated input test for channel 3.

ITSTØ2 Does input channel 2 cause a proper interrupt?

ITSTØ3 Does input channel 3 cause a proper interrupt?

INPTØ2 This is a simulated input test for channel 2.

INPTØ3 This is a simulated input test for channel 3.

INPTØ4 This is a test of the external inputs for channels 1, 2, 3 which includes a test of the M503 schmitt triggers.

TSM This is a test of the affect of mode bit Ø(1) on the FAST sample instruction.

TSM1 Is the fast SAM instruction affected by mode bit Ø(Ø)?

TCNT1 Does IO preset clear the rate bits?

TCNT2	Does IO preset clear the overflow flip flop, the enable flip flops, and the mode flip flop?
TMOD1	Does Mode bit 1(1) work properly?
TMOD3	Does mode bit 1(1) and mode bit 2 (1) work properly?

clv

/MAI DEC 12-69 CA-D-(b)
/SUPER KILLER FOR GLUCKS

0131	CLSR=0131
0132	CLLR=0132
0133	CLAB=0133
0134	CLER=0134
0135	CLSA=0135
0136	CLBA=0136
0137	CLCA=0137
0138	*1
0211	JMP I RETURN
0220	*20
0220	SEND, 0
0221	RXED, 2
0222	REGA, 3
0223	K0100, 0100
0224	K0100, 0100
0225	M0001, -1
0226	K0001, 1
0227	M0022, -2
0200	K0003, 0203
0201	M0004, -4
0202	K0007, 0207
0203	K0017, 0017
0204	K0037, 0037
0205	K0077, 0077
0206	K0177, 0177
0207	K0377, 0377
0208	K0777, 0777
0209	K1777, 1777
0210	K3777, 3777
0211	K7777, 7777
0244	M0010, -10
0245	M0020, -20
0246	M0040, -40
0247	M0100, -100
0250	M0200, -200
0251	M0400, -0400
0252	M1000, -1000
0253	M2000, -2000
0254	M4000, -4000
0255	K4000, 4000

/AC TO BUFFER PRESET REGISTER

/BUFFER PRESET REGISTER TO AC

ADVANCE COPY
THIS DESCRIPTION IS PRELIMINARY AND
SUBJECT TO CHANGE WITHOUT NOTICE.

12-22-69
1800-0(a)

PAGE 2

10-01-69

10:55

PAGE 2

0155	0156	0157	0158	0159	0160	0161	0162	0163	0164	0165	0166	0167	0168	0169	0170	0171	0172	0173	0174	0175	0176	0177	0178	0179	0180	0181	0182	0183	0184	0185	0186	0187	0188	0189	0190	0191	0192	0193	0194	0195	0196	0197	0198	0199	0200	0201	0202	0203	0204	0205	0206	0207	0208	0209	0210	0211	0212	0213	0214	0215	0216	0217	0218	0219	0220	0221	0222	0223	0224	0225	0226	0227	0228	0229	0230	0231	0232	0233	0234	0235	0236	0237	0238	0239	0240	0241	0242	0243	0244	0245	0246	0247	0248	0249	0250	0251	0252	0253	0254	0255	0256	0257	0258	0259	0260	0261	0262	0263	0264	0265	0266	0267	0268	0269	0270	0271	0272	0273	0274	0275	0276	0277	0278	0279	0280	0281	0282	0283	0284	0285	0286	0287	0288	0289	0290	0291	0292	0293	0294	0295	0296	0297	0298	0299	0300	0301	0302	0303	0304	0305	0306	0307	0308	0309	0310	0311	0312	0313	0314	0315	0316	0317	0318	0319	0320	0321	0322	0323	0324	0325	0326	0327	0328	0329	0330	0331	0332	0333	0334	0335	0336	0337	0338	0339	0340	0341	0342	0343	0344	0345	0346	0347	0348	0349	0350	0351	0352	0353	0354	0355	0356	0357	0358	0359	0360	0361	0362	0363	0364	0365	0366	0367	0368	0369	0370	0371	0372	0373	0374	0375	0376	0377	0378	0379	0380	0381	0382	0383	0384	0385	0386	0387	0388	0389	0390	0391	0392	0393	0394	0395	0396	0397	0398	0399	0400	0401	0402	0403	0404	0405	0406	0407	0408	0409	0410	0411	0412	0413	0414	0415	0416	0417	0418	0419	0420	0421	0422	0423	0424	0425	0426	0427	0428	0429	0430	0431	0432	0433	0434	0435	0436	0437	0438	0439	0440	0441	0442	0443	0444	0445	0446	0447	0448	0449	0450	0451	0452	0453	0454	0455	0456	0457	0458	0459	0460	0461	0462	0463	0464	0465	0466	0467	0468	0469	0470	0471	0472	0473	0474	0475	0476	0477	0478	0479	0480	0481	0482	0483	0484	0485	0486	0487	0488	0489	0490	0491	0492	0493	0494	0495	0496	0497	0498	0499	0500	0501	0502	0503	0504	0505	0506	0507	0508	0509	0510	0511	0512	0513	0514	0515	0516	0517	0518	0519	0520	0521	0522	0523	0524	0525	0526	0527	0528	0529	0530	0531	0532	0533	0534	0535	0536	0537	0538	0539	0540	0541	0542	0543	0544	0545	0546	0547	0548	0549	0550	0551	0552	0553	0554	0555	0556	0557	0558	0559	0560	0561	0562	0563	0564	0565	0566	0567	0568	0569	0570	0571	0572	0573	0574	0575	0576	0577	0578	0579	0580	0581	0582	0583	0584	0585	0586	0587	0588	0589	0590	0591	0592	0593	0594	0595	0596	0597	0598	0599	0600	0601	0602	0603	0604	0605	0606	0607	0608	0609	0610	0611	0612	0613	0614	0615	0616	0617	0618	0619	0620	0621	0622	0623	0624	0625	0626	0627	0628	0629	0630	0631	0632	0633	0634	0635	0636	0637	0638	0639	0640	0641	0642	0643	0644	0645	0646	0647	0648	0649	0650	0651	0652	0653	0654	0655	0656	0657	0658	0659	0660	0661	0662	0663	0664	0665	0666	0667	0668	0669	0670	0671	0672	0673	0674	0675	0676	0677	0678	0679	0680	0681	0682	0683	0684	0685	0686	0687	0688	0689	0690	0691	0692	0693	0694	0695	0696	0697	0698	0699	0700	0701	0702	0703	0704	0705	0706	0707	0708	0709	0710	0711	0712	0713	0714	0715	0716	0717	0718	0719	0720	0721	0722	0723	0724	0725	0726	0727	0728	0729	0730	0731	0732	0733	0734	0735	0736	0737	0738	0739	0740	0741	0742	0743	0744	0745	0746	0747	0748	0749	0750	0751	0752	0753	0754	0755	0756	0757	0758	0759	0760	0761	0762	0763	0764	0765	0766	0767	0768	0769	0770	0771	0772	0773	0774	0775	0776	0777	0778	0779	0780	0781	0782	0783	0784	0785	0786	0787	0788	0789	0790	0791	0792	0793	0794	0795	0796	0797	0798	0799	0800	0801	0802	0803	0804	0805	0806	0807	0808	0809	0810	0811	0812	0813	0814	0815	0816	0817	0818	0819	0820	0821	0822	0823	0824	0825	0826	0827	0828	0829	0830	0831	0832	0833	0834	0835	0836	0837	0838	0839	0840	0841	0842	0843	0844	0845	0846	0847	0848	0849	0850	0851	0852	0853	0854	0855	0856	0857	0858	0859	0860	0861	0862	0863	0864	0865	0866	0867	0868	0869	0870	0871	0872	0873	0874	0875	0876	0877	0878	0879	0880	0881	0882	0883	0884	0885	0886	0887	0888	0889	0890	0891	0892	0893	0894	0895	0896	0897	0898	0899	0900	0901	0902	0903	0904	0905	0906	0907	0908	0909	0910	0911	0912	0913	0914	0915	0916	0917	0918	0919	0920	0921	0922	0923	0924	0925	0926	0927	0928	0929	0930	0931	0932	0933	0934	0935	0936	0937	0938	0939	0940	0941	0942	0943	0944	0945	0946	0947	0948	0949	0950	0951	0952	0953	0954	0955	0956	0957	0958	0959	0960	0961	0962	0963	0964	0965	0966	0967	0968	0969	0970	0971	0972	0973	0974	0975	0976	0977	0978	0979	0980	0981	0982	0983	0984	0985	0986	0987	0988	0989	0990	0991	0992	0993	0994	0995	0996	0997	0998	0999	1000
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

0102	0003	RMA,	0003
0103	7100	RMB,	7100
0104	0000	RMC,	2400
0105	0000	R2200,	0200
0106	0000	R0500,	0300
0107	0000	R0700,	0700
0110	1074	PNTA,	0004
0111	1010	PNTB,	0000
0112	1034	PNTC,	0000
0113	0000	RETURN,	0
0114	0000	K1000,	1000
0119	0002	K0202,	0202
0115	0000	K2000,	2000
0117	0000	K3000,	3000
0120	7700	K7700,	7700
0121	4100	K4100,	4100
0122	5000	K5000,	5000
0123	0000	K0000,	0000
0124	0000	K0020,	0020
0125	0300	TST27A,	TST27
0126	0700	TST35A,	TST35
0127	0000	TST32A,	TST32
0130	1011	TST38A,	TST38
0131	0014	K0014,	0014
0132	0004	K0004,	0004
0133	0075	PNTD,	0000
0134	0105	PNTE,	0000
0135	0101	PNTF,	0000
0136	0101	PNTG,	0000
0137	0172	PNTH,	0000
0140	0000	PNTI,	0000
0141	0100	TST49X,	TST49A
0142	0117	TST49Y,	TST49+13
0143	0010	K0010,	0010
0144	0040	K0040,	0040
0145	0400	K0400,	0400
0146	0500	K0500,	0500
0147	0000	K0000,	0000
0150	5555	K5555,	5555
0151	0010	INPT04,	INPT04
0152	0000	TSM0,	TSM
0153	0073	TSM1A,	TSM1
0154	0044	TCNT2A,	TCNT2
0155	1010	TST41B,	TST41A
0156	0000	K0000,	0000
0157	0100	INPT01,	INPT01
0160	0000	K0000,	0000
0161	0000	COUNTX,	COUNT
0162	0000	TST31X,	TST31
0177	0000	*177	
0177	0000	SKP	

#200

/MAJOR START B SIDE, ACR

/TEST 2: TEST BUFFER AND PRESET REGISTER DATA INTERCHANGE

/CLAB=6133 AC TO CLOCK PRESET REGISTER

/CLPA=6136 CLOCK PRESET REGISTER TO AC

/DOES AC CHANGE AFTER A TRANSFER TO BUFFER REG?

0200	0001	OCA	ICOUNTX		
0201	7000	TST20,	CLA CLA		
0202	1022	TAB	REGA		/GET A NUMBER-BINARY UPCOUNT SEQUENCE 0 THRU 7777
0203	6133	CLAB			/LOAD BUFFER
0204	0021	OCA	RXED		/STORE WHAT WAS LEFT IN AC
0205	1021	TAB	RXED		/FETCH IT
0206	7041	CIA			/INVERT CONTENTS OF AC
0207	1022	TAB	REGA		/SUBTRACT SEND
0208	7040	SZA	CLA		/EQUAL?
0211	7002	HLT			/NO HALT CLAB CHANGED AC, EXAMINE CELL 22 FOR TEST NUMBER
0212	2022	ISZ	REGA		/CHANGE TEST NUMBER
0213	0002	JMP	TST20+1		/DO TEST 4096 TIMES

/DOES BUFFER DATA JAM INTO THE AC

0214	7000	TST21,	CLA CLL		
0215	3020	OCA	SEND		/0 SEND REG
0216	6133	CLAB			/SET BUFFER AND PRESET REGISTER TO 0000
0217	7040	CLA	CMA		/SET AC TO 7777
0220	6136	CLBA			/JAM BUFFER PRESET (0000) OVER AC (7777)
0221	0021	OCA	RXED		/SAVE AC
0222	1021	TAB	RXED		/RESTORE AC
0223	7040	SZA	CLA		/DID AC BECOME (0000)?
0224	7002	HLT			/CLBA FAILED TO CLEAR THE AC
0225	2022	ISZ	REGA		
0226	0214	JMP	TST21		/DO TEST 4096 TIMES

/DOES SIGNAL CLR BUF FUNCTION

0227	7040	TST22,	CLA CMA		
0230	6133	CLAB			/SET BUFF=7777
0231	7000	CLA	CLL		/CLEAR AC
0232	6133	CLAB			/LOAD BUFFER TO ALL ZEROS
0233	3020	OCA	SEND		/SAVE AC
0234	6136	CLBA			/READ BUFFER AND PRESET REGISTER
0235	0021	OCA	RXED		/SAVE TEST VALUE
0236	1021	TAB	RXED		/RESTORE IT
0237	7040	SZA	CLA		/DID BUFFER AND PRESET REGISTER GET CLEARED BY CLR CNT?
0240	7002	HLT			/CLR BUF FAILED TO CLEAR THE BUFFER
0241	2022	ISZ	REGA		/
0242	0227	JMP	TST22		/DO TEST 4096 TIMES

/DO ALL NUMBERS TRANSFER BETWEEN AC AND BUFFER PROPERLY

0243	7000	TST23,	DCA	CLL		
0244	3020		DCA	SEND	/W SEND REG	
0245	1020		TAD	SEND	/GET TEST NUMBER	
0246	6133		CLAB		/SEND IT	
0247	7270		CLA			
0248	6130		CLBA		/RETRIEVE IT	
0249	3021		DCA	RXED	/SAVE IT	
0250	1021		TAD	RXED	/RESTORE IT	
0251	7041		CIA		/COMPLEMENT	
0252	1020		TAD	SEND	/ADD TEST NUMBER	
0253	7040		SZA	CLA	/WERE THEY EQUAL?	
0254	7022		HLT		/AC = BUFFER TO AC DATA TRANSFER FAILED	
0255	2020		ISZ	SEND	/INCREMENT TEST NUMBER	
0256	5245		JMP	TST23+2	/DO TEST 4096 TIMES	

/DO RANDOM NUMBERS TRANSFER BETWEEN AC AND BUFFER PROPERLY

0261	4020	TST24,	JMS	RANDOM	/LOAD BUFFER AND PRESET REGISTER WITH A RANDOM NUMBER	
0262	3020		DCA	SEND	/SAVE IT	
0263	1020		TAD	SEND	/RESTORE IT	
0264	6133		CLAB		/SEND IT	
0265	4020		JMS	RANDOM	/LOAD THE AC WITH A RANDOM NUMBER	
0266	6130		CLBA		/READ BACK RANDOM NUMBER FROM BUFFER PRESET REGISTER	
0267	3021		DCA	RXED	/SAVE TEST RETURN	
0268	1021		TAD	RXED	/RESTORE IT	
0269	7041		CIA		/COMPLEMENT	
0270	1020		TAD	SEND	/SUBTRACT TEST NUMBER	
0271	7040		SZA	CLA	/EQUAL?	
0272	7022		HLT		/AC = BUFFER - AC DATA INTERCHANGE FAILED	
0273	2020		ISZ	REGA		
0274	5201		JMP	TST24	/DO TEST 4096 TIMES	

DSCH-D(D)

/DOES READING THE BUFFER CHANGE ITS CONTENTS

```

0307 4008 TST25, JMS RANDOM /GET RANDOM NUMBER
0308 0008 JCR SEND /SAVE IT
0309 1008 TAD SEND /RESTORE IT
0310 6133 CLAB /SEND IT
0311 4008 JMS RANDOM /LOAD AC WITH A RANDOM NUMBER
0312 6136 CLBA /BRING BACK TEST NUMBER
0313 4008 JMS RANDOM /LOAD AC WITH A RANDOM NUMBER
0314 6136 CLBA /READ BUFFER AGAIN
0315 3021 DCA RXED /SAVE TEST VALUE
0316 1021 TAD RXED /RESTORE IT
0317 7041 CIA /COMPLEMENT
0318 1022 TAD SEND /SUBTRACT TEST NUMBER
0319 7040 SZA CLA /EQUAL
0320 7042 HLT /CLBA CHANGED THE CONTENTS OF THE BUFFER
0321 2022 ISZ REGA
0322 5277 JMP TST25 /DO TEST 4096 TIMES

```

/CAN THE GATES FUNCTION AT HIGH SPEED

```

0323 7040 TST26, CLA CLL
0324 3022 DCA SEND
0325 1022 TAD SEND
0326 6133 CLAB
0327 6136 CLBA
0328 6133 CLAB
0329 6136 CLBA
0330 6133 CLAB
0331 6136 CLBA
0332 6133 CLAB
0333 6136 CLBA
0334 6133 CLAB
0335 6136 CLBA
0336 6133 CLAB
0337 6136 CLBA
0338 6133 CLAB
0339 6136 CLBA
0340 6133 CLAB
0341 6136 CLBA
0342 6133 CLAB
0343 6136 CLBA
0344 6133 CLAB
0345 6136 CLBA
0346 6133 CLAB
0347 6136 CLBA
0348 3021 DCA RXED
0349 1021 TAD RXED
0350 7041 CIA
0351 1022 TAD SEND
0352 7040 SZA CLA
0353 7042 HLT /BUF FAILED TO TOGGLE AT HIGH SPEED
0354 2022 ISZ SEND /DO TEST 4096 TIMES
0355 5321 JMP TST26+2

```

TOP THE BUFFER SURVIVE CHECKERBOARD

2370	6133	TST27	CLA	OLL		
2371	6133		TAC		10424	
2372	6133		JCA		SEND	/SAVE TEST PATTERN
2373	1740		TAB		SEND	/RESTORE IT
2374	6133		CLAB			
2375	6133		CLBA			
2376	7440		CMA			
2377	6133		CLAB			
2378	6133		CLBA			
2379	7440		CMA			
2380	6133		CLAB			
2381	6136		CLBA			
2382	7440		CMA			
2383	6133		CLAB			
2384	6136		CLBA			
2385	7440		CMA			
2386	6133		CLAB			
2387	6136		CLBA			
2388	7440		CMA			
2389	6133		CLAB			
2390	6136		CLBA			
2391	7440		CMA			
2392	6133		CLAB			
2393	6136		CLBA			
2394	7440		CMA			
2395	6133		CLAB			
2396	6136		CLBA			
2397	7440		CMA			
2398	6133		CLAB			
2399	6136		CLBA			
2400	7440		CMA			
2401	6133		CLAB			
2402	6136		CLBA			
2403	7440		CMA			
2404	6133		CLAB			
2405	6136		CLBA			
2406	7440		CMA			
2407	6133		CLAB			
2408	6136		CLBA			
2409	7440		CMA			
2410	6133		CLAB			
2411	6136		CLBA			
2412	7440		CMA			
2413	6133		CLAB			
2414	6136		CLBA			
2415	7440		CMA			
2416	6133		CLAB			
2417	6136		CLBA			
2418	7440		CMA			
2419	6133		CLAB			
2420	6136		CLBA			
2421	7440		CMA			
2422	6133		CLAB			
2423	6136		CLBA			
2424	7440		CMA			
2425	6133		CLAB			
2426	6136		CLBA			
2427	7440		CMA			
2428	3021		DCA		RXED	/SAVE FINAL PATTERN
2429	1721		TAC		RXED	/RESTORE IT
2430	7441		DIA			/COMPLEMENT
2431	1020		TAB		SEND	/SUBTRACT TEST PATTERN
2432	7440		SEA	CLA		/EQUAL?
2433	7442		HLT			/BUFFER FAILED CHECKBOARD TEST
2434	2022		ISE		REGA	/DO TEST 4096 TIMES
2435	5525		END		TST27A	/CROSS PAGE REF TO TST27


```

517 7000  NOP
/CLEA=6109 AC TO CLOCK ENABLE REGISTER
/RES CLR: AFFECT THE AC
/
520 7002  TST29,  CLL CLA
521 7004  DCA     SEND    /CLEAR SEND REG
522 7006  TAD     SEND    /RESTORE TEST NUMBER
523 7008  CLE     /DOES CLEN AFFECT AC
524 7010  DCA     RXED   /SAVE AC
525 7012  TAD     RXED   /RESTORE IT
526 7014  CIA     /COMPLEMENT
527 7016  TAD     SEND   /SUBTRACT TEST NUMBER
528 7018  SZA  CLA    /EQUAL?
529 7020  HLT     /AC TO CLOCK ENABLE REG CHANGED AC
530 7022  ISZ     SEND   /INCREMENT TEST NUMBER
531 7024  JMP     TST29+2

```

```

/
/TESTS: PRESET REGISTER AND COUNTER DATA INTERCHANGE
/CLSA=6135 STATUS REGISTER TO AC
/CLR=6132 AC TO CLOCK CONTROL REGISTER

```

/DOES BUFFER CHANGE AFTER A TRANSFER TO THE COUNTER

```

534 7000  TST30,  CLL CLA
535 7002  DCA     SEND    /CLEAR SEND REG
536 7004  CLSA    /CLEAR STATUS
537 7006  CLA  CLL
538 7008  TAD     SEND   /RESTORE TEST NUMBER
539 7010  CLAB   /LOAD BUFFER PRESET REGISTER WITH A BINARY UPCOUNT NUMBER
540 7012  CLA  CLL
541 7014  GLLR   /STOP CLOCK, SET ALL MODES=0
542 7016  TAD     K2100 /MODE CONTROL REG BIT 2=1
543 7018  GLLR   /SET MODE 2, ENABLING CLR LOAD CNT
544 7020  CLA
545 7022  TAD     K2200 /AC BIT 4=1, SIMULATE CLR OFLOW ON 6134
546 7024  CLEN   /TRANSFER PRESET COUNT TO CLOCK COUNTER
547 7026  CLBA   /READ THE BUFFER
548 7028  DCA     RXED   /SAVE IT
549 7030  TAD     RXED   /RESTORE IT
550 7032  CIA     /COMPLEMENT
551 7034  TAD     SEND   /SUBTRACT TEST NUMBER
552 7036  SZA  CLA    /EQUAL?
553 7038  HLT     /TRANSFER FROM BUFFER TO COUNTER CHANGES BUFFER
554 7040  ISZ     SEND   /INCREMENT TEST NUMBER
555 7042  JMP     TST30+2

```

/DOES COUNTER DATA JAM THE BUFFER AND AC

/SETA=6197 CLOCK COUNTER TO PRESET REGISTER, THEN PRESET REG TO AC

```

0002 0000 TST31, CLSA /CLEAR STATUS
0003 0000 CL4 GLE /LOAD BUFFER TO 0000
0004 0000 CLAB /STOP CLOCK, SET ALL MODES=0
0005 0000 CLR /SET AC 05=1
0006 0000 TAB K0100 /SET MODE 2=1, THEREBY CLEARING CLOCK COUNTER
0007 0000 CLR /ENABLE INTERRUPT ON OVERFLOW
0008 0000 CL4 GMA /SET AC 7777
0009 0000 CL4 /SET BUFFER 7777 AND AC
0010 0000 CLCA /READ COUNTER
0011 0000 CLR RXED /SAVE COUNT
0012 0000 TAB RXED /RESTORE IT
0013 0000 SZA CLA /ZERO?
0014 0000 HLT /COUNTER FAILED TO JAM 0000 INTO 7777
0015 0000 ISZ REGA /DO TEST 4096 TIMES
0016 0000 JMP I TST31X /CROSS PAGE REFERENCE TO TST31
0017 0000 CLR SEND /ZERO SEND FOR NEXT TEST

/DOES SIGNAL CLR CNT WORK
TST32, CLSA /CLEAR STATUS
0018 0000 CL4 GMA CLL RAK /SET AC=3777
0019 0000 CLAB /SET BUFFER TO 3777 (USE 3777 SO WE DON'T SET OVERFLOW FLOP)
0020 0000 CL4 CLL
0021 0000 TAB K0200 /ENABLE LOAD COUNT GATES
0022 0000 CLR CLL /LOAD COUNTER TO 3777 (GENERATE LOAD CNT)
0023 0000 CLR CLL
0024 0000 TAB K0100 /ZERO MODE 2
0025 0000 CLR CLL /SET AC 05=1
0026 0000 CLR CLL /SET MODE 2, THEREBY GENERATING "CLC CLR CNT"
0027 0000 CLCA /READ THE COUNTER
0028 0000 CLR RXED /SAVE IT
0029 0000 TAB RXED /RESTORE IT
0030 0000 SZA CLA /ZERO?
0031 0000 HLT /CLR CNT FAILED TO CLEAR THE COUNTER FROM 3777 TO 0000
0032 0000 ISZ REGA /DO TEST 4096 TIMES
0033 0000 JMP I TST32A /INDIRECT REFERENCE TO TST32

```

08CA-D-(6)

/DO ALL NUMBERS TRANSFER BETWEEN THE BUFFER AND COUNTER

0646	6133	TST33,	CLSA		/CLEAR STATUS
0647	7442		LDW OLL		
0647	1421		TAD	SEND	/LOAD AC WITH TEST NUMBER
0648	6133		CLAB		/SET BUFFER TO TEST NUMBER
0648	7442		CLA OLL		
0649	6132		CLLR		/STOP CLOCK, SET ALL MODES=0
0649	1423		TAD	K2100	/SET AC 05=1
0649	6132		CLLR		/GENERATE "CLR CNT"
0649	7442		CLA		
0649	1145		TAD	K0200	/SET AC 04=1
0649	6133		CLEN		/GENERATE "LOAD CNT"
0649	6137		CLCA		/COUNTER TO AC
0641	3021		UCA	RXED	/SAVE IT
0642	1421		TAD	RXED	/RESTORE IT
0643	7241		CIA		/COMPLEMENT
0644	1422		TAD	SEND	/SUBTRACT TEST NUMBER
0645	7042		SEA CLA		/EQUAL?
0646	7442		HLT		/BUFFER TO COUNTER DATA INTERCHANGE FAILED
0647	2420		ISZ	SEND	/INCREMENT TEST NUMBER
0648	5225		JMP	TST33	

/DO RANDOM NUMBERS TRANSFER BETWEEN BUFFER AND COUNTER

0651	4026	TST34,	JMS	RANDOM	/GET RANDOM NUMBER
0652	6133		CLAB		/LOAD BUFFER RANDOM
0653	3422		UCA	SEND	/SAVE TEST NUMBER
0654	6133		CLSA		/CLEAR CLOCK STATUS
0655	7442		CLA		/CLEAR AC
0655	6132		CLLR		/STOP CLOCK, SET ALL MODES=0
0657	1423		TAD	K0100	/SET AC 05=1
0658	6132		CLLR		/GENERATE "CLR CNT"
0659	7442		CLA		
0659	1145		TAD	K0200	/SET AC 04=1
0659	6134		CLEN		/GENERATE "LOAD CNT"
0654	4026		JMS	RANDOM	/GET RANDOM NUMBER
0659	6133		CLAB		/LOAD BUFFER RANDOM
0665	4026		JMS	RANDOM	/LOAD AC RANDOM
0667	6137		CLCA		/READ COUNTER
0670	3021		UCA	RXED	/SAVE TEST VALUE
0671	1421		TAD	RXED	/RESTORE IT
0672	7041		CIA		/COMPLEMENT
0673	1422		TAD	SEND	/SUBTRACT TEST NUMBER
0674	7042		SEA CLA		/EQUAL?
0675	7442		HLT		/BUFFER TO COUNTER RANDOM DATA INTERCHANGE FAILED
0676	2422		ISZ	REGA	/DO TEST 4096 TIMES
0677	5221		JMP	TST34	

/DOES READING THE COUNTER CHANGE ITS STATE,

```

0703 JMS RANDOM /GET RANDOM TEST NUMBER
0704 CLAB /SEND IT TO BUFFER
0705 DCA SEND /SAVE IT
0706 CLLR /STOP CLOCK, SET ALL MODES=0
0707 TAD K0100 /SET AC 05=1
0708 CLLR /GENERATE "CLR CNT"
0709 CLSA /CLEAR CLOCK STATUS
0710 CLA
0711 TAD K0200 /SET AC 04=1
0712 CLEN /GENERATE "LOAD CNT"
0713 JMS RANDOM /GET RANDOM NUMBER
0714 CLAB /SEND IT TO BUFFER
0715 JMS RANDOM /GET RANDOM NUMBER
0716 CLCA /READ CLOCK COUNTER
0717 JMS RANDOM /GET RANDOM NUMBER
0718 CLAB /SEND IT TO BUFFER
0719 JMS RANDOM /GET RANDOM NUMBER
0720 CLCA /READ CLOCK COUNTER
0721 JMS RANDOM /GET RANDOM NUMBER
0722 CLCA /READ CLOCK COUNTER
0723 DCA RXED /SAVE IT
0724 TAD RXED /RESTORE IT
0725 CIA /COMPLEMENT
0726 TAD SEND /SUBTRACT TEST NUMBER
0727 SEA CLA /EQUAL?
0728 HLT /((CLCA) READ THE COUNTER CHANGES THE COUNTERS STATE)
0729 ISZ REGA /DO TEST 4095 TIMES
0730 JMP I TST35A /CROSS PAGE REF TO TST35

```

/CAN THE BUF TO COUNTER AND COUNTER TO BUF FUNCTION AT HIGH SPEED

```

0731 JMS RANDOM /GET RANDOM NUMBER
0732 CLAB /SEND IT TO BUFFER
0733 DCA SEND /SAVE IT
0734 CLA
0735 CLLR /STOP CLOCK
0736 TAD K0100 /SET AC 05=1
0737 CLLR /GENERATE "CLR CNT"
0738 CLSA /CLEAR CLOCK STATUS
0739 CLA
0740 TAD K0200 /SET AC 04=1
0741 CLEN /GENERATE "LOAD CNT"
0742 CLCA /READ COUNTER
0743 ISZ REGA /DO THIS 4096 TIMES
0744 JMP TST36+3
0745 DCA RXED /SAVE FINAL NUMBER
0746 TAD RXED /RESTORE IT
0747 CIA /COMPLEMENT
0748 TAD SEND /SUBTRACT TEST NUMBER
0749 SEA CLA /EQUAL?
0750 HLT /THE BUFFER COUNTER BUFFER DATA INTERCHANGE FAILED AT HIGHSPEED

```

/MODES (LOAD CNT) PERFORM LOGIC OR

```

TST37:  CLA  CLL
        CLR
        TAO      K0100      /SET AC 05=1
        CLR      /GENERATE "CLR CNT"
        CLSA     /CLEAR CLOCK STATUS
        JMS      RANDOM     /GET RANDOM TEST NUMBER
        CLAB     /LOAD BUFFER WITH A RANDOM NUMBER
        DCA      SEND      /SAVE IT
        TAO      K0200      /SET AC 04=1
        CLEW     /LOAD COUNTER FROM THE BUFFER REGISTER: GENERATE "LOAD CNT"
        CLA  CLL
        TAO      SEND      /GET TEST NUMBER
        CMA      /COMPLEMENT
        CLAB     /LOAD BUFFER WITH THE COMPLEMENT OF THE PREVIOUS NUMBER
        CLA  CLL
        TAO      K0200      /SET AC 04=1
        CLEW     /LOAD COUNTER (OR) IN COMPLEMENT OF THE FIRST NUMBER
        CLCA     /READ COUNTER.
        DCA      RXED      /SAVE IT
        TAO      RXED      /RESTORE IT
        CMA      /CONVERT TO ALL ZEROS FOR TESTING
        SEA  CLA  /ZERO?
        HLT      /THE (LOAD CNT) SIGNAL FAILED TO "OR" DATA INTO COUNTER
        ISZ     REGA      /DO TEST 4096 TIMES
        JMP  I   TST37X   /INDIRECT REF TO TST37
        SKP
        TST37X, TST37    /DEF. OF TST37X
  
```

/TEST LOAD CNT GENERATION GATES (CLR CLOCK RATE) MODE 2 (0)

```

TST38:  CLA
        CLAB     /CLEAR BUFFER
        CLR      /CLEAR ALL MODES
        TAO      K2100     /SET AC 05=1
        CLR      /GEN. "CLR CNT"
        CLSA     /CLEAR STATUS
        JMS      RANDOM     /GET RANDOM NUMBER
        CLAB     /SEND IT TO BUFFER
        DCA      SEND      /SAVE IT
        CLR      /STOP CLOCK, SET ALL MODES=0
        TAO      K0100     /SET AC 05=1
        CLR      /GENERATE "CLR CNT"
        CLA
        CLR      /SET ALL MODES=0
        TAO      K0200     /SET AC 04=1
        CLEW     /TRY TO GENERATE "LOAD CNT"
        CLCA     /GET COUNTER
        DCA      RXED      /SAVE IT
        TAO      RXED      /RESTORE IT
        SEA  CLA  /WAS IT ZERO?
        HLT      /LOAD CNT GATES FUNCTIONED WITH MODE 2=0 IN ERROR
        ISZ     REGA      /DO TEST 4096 TIMES
  
```

12/15/55 CROSS PAGE REF TO 18138

12/15/55 PAGE 13-1

12/15/55

12/15/55

12/15/55

12/15/55

DECH. 10-10

MAILED 12-15-55

/TEST LOAD CNT GENERATION GATES (CLR CLOCK RATE) MODE 1(1)

1741	4006	TESTSK,	JMS	RANDOM	/GET RANDOM NUMBER
1742	6153		CLAB		/SEND IT TO BUFFER
1743	3020		DOA	SEND	/SAVE IT
1744	1195		TAD	K0200	/SET AC 04,05=1
1745	6152		CLLR		/GENERATE "CLR CNT", SET MODE 1 AND 2 =1
1746	6155		CLSA		/CLEAR CLOCK STATUS
1747	7000		CLA		/CLEAR AC
1748	1105		TAD	K0200	/SET AC 04=1
1749	6154		CLL4		/TRY TO GENERATE "LOAD CNT"
1750	6157		CLCA		/READ COUNTER
1751	3021		DOA	RXED	/SAVE TEST VALUE
1752	1021		TAD	RXED	/RESTORE IT
1753	7040		SZA CLA		/ZERO?
1754	7002		HLT		/LOAD CNT GATES FUNCTIONED WITH MODE 1=1 IN ERROR
1755	2022		ISE	REGA	/DO TEST 4096 TIMES
1756	5000		JMP	TST59	

/GLITCH TEST OF LOAD CNT GATES

1760	4006	TESTSK,	JMS	RANDOM	/GET RANDOM NUMBER
1761	6153		CLAB		/SEND IT TO BUFFER
1762	3020		DOA	SEND	/SAVE IT
1763	1195		TAD	K0200	/SET AC 04=1
1764	6152		CLLR		/SET MODE 1=1
1765	7000		CLA		/CLEAR AC
1766	1106		TAD	K0300	/SET AC 04,05=1
1767	6152		CLLR		/SET MODE 2=1
1768	7000		CLA		
1769	2022		ISE	REGA	/DO THIS 4096 TIMES
1770	5003		JMP	, -7	
1771	6157		CLCA		/READ COUNTER
1772	3021		DOA	RXED	/SAVE IT
1773	1021		TAD	RXED	/RESTORE IT
1774	7040		SZA CLA		/ZERO?
1775	7002		HLT		/THE MODE REGISTER CAUSES ILLEGAL LOAD COUNTER

08CA 0-(D)

GENERAL STATE SHAKING TEST OF THE MODE FLIP FLOPS

1110	4000	TEST31, JMS	400004	/GET RANDOM NUMBER
1111	6003	CLD		/SEND IT TO BUFFER
1112	8006	BCR	SEND	/SAVE IT
1113	1022	LAG	REGA	/GET TEST COUNTER
1114	7005	RTL		/ROTATE TWO LEFT
1115	7005	RTL		/ROTATE TWO LEFT
1116	7005	RTL		/ROTATE TWO LEFT
1117	8007	AND	<2700	/INSURE THAT MODE 0,1,2=1
1118	6002	CLR		/SEND RANDOM NUMBER TO CONTROL REGISTER
1119	7006	ORA		/COMPLEMENT
1120	8007	AND	<2700	/INSURE THAT MODE 0,1,2=1
1121	6002	CLR		/SET TO COMPLEMENT OF THE NUMBER
1122	8022	ISE	REGA	/DO THIS 4096 TIMES
1123	5003	JMP	TEST31+3	
1124	8006	CLBA		/GET TEST VALUE FROM BUFFER
1125	8001	BCR	RXED	/SAVE IT
1126	1001	TAC	RXED	/RESTORE IT
1127	7001	LIA		/COMPLEMENT
1128	1020	TAD	SEND	/SUBTRACT TEST NUMBER
1129	7000	SZA	CLA	/EQUAL?
1130	7002	HLT		/BUFF CHANGED IN ERROR
1131	6007	CLCA		/READ COUNTER
1132	8021	BCA	RXED	/SAVE IT
1133	1001	TAC	RXED	/RESTORE IT
1134	8000	SZA	CLA	/STILL ZERO?
1135	7002	HLT		/COUNTER CHANGED IN ERROR

/MODES MODE 2 1-7 CLK CNT?

```

1132 6132 TEST32, JNS RAN000 /GET RANDOM NUMBER
1133 6133          CLAB /SEND IT TO BUFFER
1134 6134          JCA SEND /SAVE IT
1135 6132          CLLR /ZERO MODE 2
1136 6133          TAD K0100 /AC 05=1
1137 6132          CLLR /GENERATE "CLR CNT"
1138 7132          CLA /CLEAR AC
1139 6135          TAD K2200 /SET AC 04=1
1140 6134          CLEN /GENERATE "LOAD CNT"
1141 7422          CLA
1142 6132          CLLR /2 MODE 2
1143 6137          CLCA /READ COUNTER
1144 6121          JCA RXED /SAVE IT
1145 6133          CLAB /CLEAR BJT OR OVERFLOW WILL RELOAD CNT
1146 6121          TAD RXED /RESTORE IT
1147 6133          CIA /COMPLEMENT
1148 6120          TAD SEND /SUBTRACT TEST NUMBER
1149 7042          SZA CLA /EQUAL?
1150 7422          HLT /MODE 2 1-0 DID IT

1155 6123          TAD K0100 /SET AC 05=1
1156 6132          CLLR /GENERATE "CLR CNT"
1157 6137          CLCA /READ COUNTER
1158 6121          JCA RXED /SAVE IT
1159 6121          TAD RXED /RESTORE IT
1160 7042          SZA CLA /ZERO?
1161 7422          HLT /MODE 2 0-1 FAILED

```

/TEST 41 TEST OF SKIP OVERFLOW AND INTERRUPT

/

/MODES COUNTER OVERFLOW SET OVERFLOW FLOP

/

```

1164 7000          NOP
1165 7000          NOP
1166 7000          NOP
1167 7002          TST42, CLA CLL
1168 6132          CLLR /CLEAR STATUS
1169 6123          TAD K0100 /SET AC 05=1
1170 6132          CLLR /0 TO COUNTER
1171 6135          CLSA /CLEAR CLOCK STATUS
1172 7030          CLA CLL CML RAR /SET AC=4000
1173 6133          CLAB /SET BUFFER TO 4000
1174 7002          CLA CLL
1175 6135          TAD K2200 /SET AC 04=1
1176 6134          CLEN /LOAD CNT (00)=1; 1 TO OVERFLOW
1177 7000          CLA CLL
1178 6133          CLAB
1179 6132          CLLR /CLEAR ALL MODES
1180 6123          TAD K0100 /SET AC 05=1
1181 6132          CLLR /GEN "CLR CNT"
1182 6135          CLSA /GET STATUS OF CLOCK
1183 7000          SZA CLA
1184 7422          HLT /OVERFLOW NOT SET

```

12-08(A-D-0)

MAILED DEC 22 1969

PAGE 16

VI41

10-OCT-69

10:55 PAGE 16-1

1211 2022	ISA	REGA	1211 2022
1212 5014	JMP I	1212 5014	JMP I
1213 7410	EXP	1213 7410	EXP
1214 1-07	TS140X, TS140X	1214 1-07	TS140X, TS140X

ADD TEST 4096 TIMES
 /INDIRECT REF. TO IS142
 /DEF. OF TS140X

```

1215 7000  NOP
      /DOES CLSA (6135) CLEAR OVERFLOW FLOP
      /
1216 7000  TST41A, CLA CLL
1217 6132  CLLR /CLEAR ALL MODES
1220 1023  TAD K0100
1221 6132  CLLR /GEN "CLR CNT"
1222 6135  CLSA /CLEAR CLOCK STATUS
1223 7000  CLA CLL CML RAR
1224 6133  CLAB /SET BUF=4000 OCTAL
1225 7000  CLA CLL
1226 1105  TAD K0200
1227 6134  CLEN /GEN LOAD CNT
1230 7000  CLA CLL
1231 6133  CLAB /ZERO BUF.
1232 6132  CLLR /CLEAR ALL MODES
1233 1023  TAD K0100 /SET AC 05=1
1234 6132  CLLR /GEN "CLR CNT"
1235 7000  CLA CLL
1236 6135  CLSA /GET STATUS BIT 0=1
1237 7000  CLA CLL
1240 6135  CLSA /GET STATUS BIT 0=0
1241 7710  SPA CLA
1242 7402  HLT /CLSA FAILED TO CLEAR OVERFLOW FLOP

```

```

/
/TEST OVERFLOW SKIP
/

```

```

1243 7000  CLA CLL
1244 6132  CLLR /CLEAR ALL MODES
1245 1023  TAD K0100 /SET AC 05=1
1246 6132  CLLR /GEN "CLR CNT"
1247 6135  CLSA /CLEAR CLOCK STATUS
1250 7000  CLA CLL CML RAR
1251 6133  CLAB /SET BUF=4000 OCTAL
1252 7000  CLA CLL
1253 1105  TAD K0200
1254 6134  CLEN /GEN LOAD CNT
1255 7000  CLA CLL
1256 6133  CLAB /CLR BUF.
1257 6132  CLLR /CLEAR ALL MODES
1260 1023  TAD K0100 /AC 05=1
1261 6132  CLLR /GEN "CLR CNT"
1262 7000  CLA CLL
1263 6131  CLSK
1264 7417  SKP
1265 7402  HLT /CLOCK PRESET DIDN'T 0 OVERFLOW ENABLE

```

/TEST FOR W3 INTERRUPT

1256	1210	TAD	PNTA
1257	0210	DCA	RETURN
1270	0001	IOB	
1271	7000	NOP	
1272	0002	IOF	
1273	7410	SKP	
1274	7402	LOCA,	HLT

/ILLEGAL INTERRUPT OVERFLOW=1 OVERFLOW ENABLE=0

/SET INT ENABLE

1275	1223	TAD	K0100
1276	0104	CLEN	
1277	7300	CLA	CLL
1278	0101	CLSK	
1279	7402	HLT	

/TURN ON CLOCK OVERFLOW INT

/CLSK FAILED TO SKIP OVERFLOW=1 EN OVF INT=1

/

/TEST FOR CLOCK INTERRUPT

1302	1411	TAD	PNTB
1303	3213	DCA	RETURN
1304	0001	IOB	
1305	7000	NOP	
1306	0002	IOF	
1307	7402	HLT	

/CLOCK INT FAILED TO INTERRUPT

/TEST WITH FLAG UP ZERO OVERFLOW INT ENABLE

1306	7000	LOCR,	CLA CLL
1311	6134		CLEN
1312	6131		CLSK
1313	7410		SKP
1314	7402		HLT

/OVERFLOW ENABLE WON'T ZERO

/TEST WITH FLAG ZERO OVERFLOW SET

1315	1423	TAD	K0100
1316	6134	CLEN	
1317	7320	CLA CLL	
1320	6132	CLLR	
1321	6130	CLSA	
1322	7320	CLA CLL	
1323	6131	CLSK	
1324	7413	SKP	
1325	7402	HLT	

/STOP THE CLOCK
/READ AND ZERO FLAG

/BAD INTERRUPT CONDITION STILL EXISTS

/TEST INT OVERFLOW#0

1326	1112	TAD	PNTC
1327	3113	DCA	RETURN
1330	6001	ION	
1331	7000	NOP	
1332	6002	IOF	
1333	7410	SKP	
1334	7402	LOCC,	HLT
1335	2022	ISZ	REGA
1336	5555	JMP I	TST41B

/ILLEGAL CLOCK INTERRUPT
/DO INTERRUPT TEST 4096 TIMES
/CROSS PAGE REF TO TST41A

19-055-47
7.50

/

/TEST4: COUNTER CARRY TESTING

/COUNTER RESET SUCH THAT CLOCK CNT RAISES BIT IN QUESTION

/DOES BIT 11 SET UP

1337	7200	CLA		
1338	6132	CLLR		/CLEAR ALL MODES
1341	6133	CLAB		/CLEAR BUF
1342	1023	TAD	K0100	/SET AC 05=1
1343	6132	CLLR		/GEN "CLR CNT"
1344	6135	CLSA		/CLEAR STATUS
1345	7223	CLA		
1346	3022	DCA	REGA	
1347	3023	DCA	SEND	
1350	6133	CLAB		
1351	1105	TAD	K0200	/MODE 1 100 H2 RATE
1352	6134	CLEN		
1353	7302	CLA CLL		
1354	1024	TAD	K5100	
1355	6132	CLLR		
1356	6137	CLCA		/READ COUNTER
1357	3021	DCA	RXED	
1359	1021	TAD	RXED	
1361	1025	TAD	M0001	
1362	7050	SNA CLA		
1363	5367	JMP	,+4	
1364	2222	ISE	REGA	
1365	5356	JMP	, -7	/WAIT SOME MORE
1366	7422	HLT		/BIT 11 FAILED TO GET SET BY A CLOCK PULSE

/DOES BIT 10 SET UP

1367	7200	CLA		
1370	6132	CLLR		
1371	6133	CLAB		
1372	1023	TAD	K0100	
1373	6132	CLLR		
1374	6135	CLSA		TST41.
1375	7200	CLA		
1376	3022	DCA	REGA	
1377	1026	TAD	K0001	
1400	6133	CLAB		
1401	3020	DCA	SEND	
1402	1105	TAD	K0200	
1403	6134	CLEN		
1404	7300	CLA CLL		
1405	1024	TAD	K5100	
1406	6132	CLLR		
1407	6137	CLCA		
1410	3021	DCA	RXED	
1411	1021	TAD	RXED	
1412	1027	TAD	M0002	
1413	7050	SNA CLA		
1414	5220	JMP	,+4	

MAINTENANCE DEPT
-- DECA-D-(D)
PALIN

145 2022

141

10-001-69

1-7
HEAD

12:55 PAGE 20-1

/BIT 10 FAILED TO GET SET BY COUNTING

10:57

1467

/BIT 10 FAILED TO GET SET BY COUNTING

1472

1472

15142,

1477

1477

1482

1482

1487

1487

1492

1492

1497

1497

1502

1502

1507

1507

1512

1512

/BIT 9 FAILED TO GET SET UP

1517

1517

1522

1522

1527

1527

1532

1532

1537

1537

1542

1542

1547

1547

1552

1552

1557

1557

1562

1562

1567

1567

1572

1572

1577

1577

1582

1582

1587

1587

1592

1592

1597

1597

1602

1602

1607

1607

1612

1612

1617

1617

1622

1622

1627

1627

1632

1632

1637

1637

1642

1642

1647

1647

1652

1652

1657

1657

1662

1662

1667

1667

1672

1672

1677

1677

1682

1682

1687

1687

1692

1692

1697

1697

1702

1702

1707

1707

1712

1712

1717

1717

1722

1722

1727

1727

1732

1732

1737

1737

1742

1742

1747

1747

1752

1752

1757

1757

1762

1762

1767

1767

1772

1772

1777

1777

1782

1782

1787

1787

1792

1792

1797

1797

1802

1802

1807

1807

1812

1812

1817

1817

1822

1822

1827

1827

1832

1832

1837

1837

1842

1842

1847

1847

1852

1852

1857

1857

1862

1862

1867

1867

1872

1872

1877

1877

1882

1882

1887

1887

1892

1892

1897

1897

1902

1902

1907

1907

1912

1912

1917

1917

1922

1922

1927

1927

1932

1932

1937

1937

1942

1942

1947

1947

1952

1952

1957

1957

1962

1962

1967

1967

1972

1972

1977

1977

1982

1982

1987

1987

1992

1992

1997

1997

2002

2002

2007

2007

2012

2012

2017

2017

2022

2022

2027

2027

2032

2032

2037

2037

2042

2042

2047

2047

2052

2052

2057

2057

2062

2062

2067

2067

2072

2072

2077

2077

2082

2082

2087

2087

2092

2092

2097

2097

2102

2102

2107

2107

2112

2112

2117

2117

2122

2122

2127

2127

2132

2132

2137

2137

2142

2142

2147

2147

2152

2152

2157

2157

2162

2162

2167

2167

2172

2172

2177

2177

2182

2182

2187

2187

2192

2192

2197

2197

2202

2202

2207

2207

2212

2212

2217

2217

2222

2222

2227

2227

2232

2232

2237

2237

2242

2242

2247

2247

1-03 (D) 1-03 (D)
/MIR DEC 21 1969

10:22
10:22
10:22

152
152
152

1-7
1-7
1-7

12-OCT-69

12:55 PAGE 21-1

/811 6 FAILED TO GET SET BY COUNTING

1961 DEC 2 1961
PALM

1141

12-OCT-69

12:55 PAGE 22-1

UNIT 6 FAILED TO GET SET BY COUNTING

12 - DEC 1969 - (A)

VIAG

14-001-69

10:55 PAGE 23-1

HLT 19:52 7000 /BIT 4 FAILED TO GET SET BY COUNTING

/00ES BIT 3 SET UP

1650	7200	CLA	
1651	6130	CLLR	
1652	6133	CLAB	
1653	1-23	TAD	K0100
1654	6132	CLLR	
1655	6135	TST48, CLSA	
1656	7200	CLA	
1657	3022	DCA	REGA
1658	1-27	TAD	K2377
1659	6133	CLAB	
1660	3-22	DCA	SEND
1661	1105	TAD	K0200
1662	6134	CLEN	
1663	7300	CLA CLL	
1664	1-24	TAD	K5100
1665	6132	CLLR	
1666	6-37	CLCA	
1667	3021	DCA	RXED
1670	1021	TAD	RXED
1671	1021	TAD	M0400
1672	7050	SNA CLA	
1673	5077	JMP	,+4
1674	2022	ISE	REGA
1675	5055	JMP	,+7
1676	7002	HLT	

/BIT 3 FAILED TO GET SET BY COUNTING

/00ES BIT 2 SET UP

1677	7000	CLA	
1700	6132	CLLR	
1701	6130	CLAB	
1702	1023	TAD	K0100
1703	6132	CLLR	
1704	6135	TST49, CLSA	
1705	7200	CLA	
1706	3022	DCA	REGA
1707	1040	TAD	K0777
1710	6133	CLAB	
1711	3020	DCA	SEND
1712	1100	TAD	K0200
1713	6134	CLEN	
1714	7300	CLA CLL	
1715	1024	TAD	K5100
1716	6132	CLLR	
1717	6137	CLCA	
1718	3-22	DCA	RXED
1721	1-21	TAD	RXED
1722	1-22	TAD	M1000
1723	7050	SNA CLA	
1724	5041	JMP I	TST49X
1725	2022	ISE	REGA

/CROSS TO TST49A
 /BACK TO TST49+13

1 - 1878 - 1
/MAI DEC 12 1969

1025 0142
1027 7512

VI41
JMP I

10-OCT-69

15149Y

10:55 PAGE 24-1

/BIT 2 FAILED TO GET SET BY COUNTING

MAINTENANCE - D - (D)

PAPER

1141

12-OCT-69

10:55 PAGE 25-1

/BIT 8 FAILED TO GET SET BY COUNTING

HLT

2000 7502

/TESTS: DOES COUNTER COUNT NORMALLY AND AT ALL RATES
/FOR ALL COUNT RATES FUNCTIONS

2012	6124	TAD	K1000	
2013	6132	CLLR		/SET 400KC RATE
2014	7302	CLA CLL		
2015	6135	CLSA		/READ STATUS
2016	7300	SMA CLA		
2017	5215	JMP	, -2	/WAIT FOR OVERFLOW
2020	1016	TAD	K2000	
2021	6132	CLLR		
2022	7302	CLA CLL		/SET 100KC RATE
2023	6135	CLSA		
2024	7300	SMA CLA		
2025	5223	JMP	, -2	/WAIT FOR OVERFLOW
2026	1017	TAD	K3000	
2027	6132	CLLR		/SET 10KC RATE
2030	7300	CLA CLL		
2031	6135	CLSA		
2032	7300	SMA CLA		
2033	5231	JMP	, -2	
2034	1020	TAD	K7700	/PRESET THE CLOCK
2035	6103	CLAB		/FOR 100 CPS TEST
2036	7300	CLA		
2037	1021	TAD	K4100	/SET 1KC RATE
2040	6132	CLLR		
2041	7300	CLA CLL		
2042	6135	CLSA		
2043	7300	SMA CLA		
2044	5242	JMP	, -2	
2045	1024	TAD	K5100	/SET 100 CPS RATES
2046	6132	CLLR		
2047	7302	CLA CLL		
2050	6135	CLSA		
2051	7300	SMA CLA		
2052	5250	JMP	, -2	
2053	7300	CLA CLL		
2054	1024	TAD	K0020	/SET AC 07=1
2055	6134	OLEN		/ENABLE INPUT CHAN1
2056	7302	CLA		
2057	1047	TAD	K6000	/SET INPUT RATE CHAN1=60HZ
2060	6132	CLLR		
2061	7300	CLA CLL		
2062	6135	CLSA		
2063	7300	SMA CLA		
2064	5252	JMP	, -2	

```

/
/ TEST INPUT CHANNEL INTERRUPT CHAN 1
/
2069 1105  ITSTN1, TAU  PNTD
2066 3113      JCA  RETURN  /SET UP INTERRUPT RETURN
2067 1123      TAD  X0060  /ENABLE INPUT AND INTERRUPT
2070 1134      CLEV
2071 1132      CLR
                /SIMULATE INPUT CHANNEL ONE
2072 6001      IOX
2073 7002      NOP  /WAIT
2074 7002      HLT  /NO INTERRUPT ERROR

2075 1124  LOCD,  AND  X0020  /CLEAR INTERRUPT ENABLE SET SIMULATE INPUT
2076 6134      CLEV
2077 7002      CLA CLL
2100 1134      TAU  PNTD
2101 3113      JCA  RETURN
2102 6001      IOX
2103 6003      CLSA  /CLEAR CLOCK STATUS
2104 7010      SKP CLA
2105 7002  LOCE,  HLT  /INTERRUPT IN ERROR

```



```

/
/TEST INPUT CHANNEL INTERRUPT CHAN 3
/
2112 1430 ISTATUS, TAD PNTI
2113 3113 DCA RETURN /SET UP INTERRUPT RETURN
2114 1730 TAD K2M23
2115 6124 CLEN
2116 6122 CLLR
2117 6401 IDN
2118 7013 NOP /WAIT
2119 7402 HLT /NO INTERRUPT

2120 2025 LOCH, AND K2M21 /CLEAR INTERRUPT ENABLE
2121 6104 CLEN
2122 7300 CLA CLL
2123 1140 TAD PNTI
2124 3113 DCA RETURN
2125 6401 IDN
2126 6100 CLSA /CLEAR CLOCK STATUS

2211 7010 SKP CLA
2212 7102 LOCI, HLT /INTERRUPT IN ERROR

```

/
/SIM INPUT TESTS CHAN 2
/

2200	7000	NOP		
2201	7001	NOP		
2202	7002	NOP		
2203	6003	IDP		/INT OFF
2204	7004	NOP		
2205	7005	NOP		
2206	7006	NOP		
2207	7007	NOP		
2208	7008	NOP		
2209	7009	NOP		
2210	7010	NOP		
2211	7011	NOP		
2212	7012	NOP		
2213	7013	NOP		
2214	7014	NOP		
2215	7015	NOP		
2216	7016	NOP		
2217	7017	NOP		
2218	7018	NOP		
2219	7019	NOP		
2220	7020	NOP		
2221	7021	NOP		
2222	1102	INPT02, TAD	K0004	
2223	6103	CLEN		/ENABLE CHAN 2
2224	6104	CLLR		/SET EVENT FLOP
2225	7025	NOP		
2226	7026	NOP		
2227	7027	NOP		
2228	7028	NOP		
2229	6109	CLLR		/SET PREVENT FLOP
2230	7030	CLA		
2231	7101	CLL		
2232	7032	NOP		
2233	6133	CLEN		
2234	6134	CLSA		
2235	3025	DCA	SEND	
2236	6136	CLSA		
2237	0137	AND	K0014	
2238	3028	DC4	RXE0	
2239	1029	TAD	RXE0	
2240	7040	SZA	CLA	
2241	7041	HLT		/CLSA DOESN'T 0 INPUT CHANNEL
2242	1022	TAD	SEND	
2243	7043	CIA		
2244	1104	TAD	K0014	/SUBTRACT SET
2245	7045	SZA	CLA	
2246	7046	HLT		/BOTH PRE-EVENT AND EVENT NOT SET
2247	2022	ISZ	REG4	
2248	5022	JMP	INPT02	

/SIM INPUT TESTS CHAN 1

```

/
INPT03, TAG      K0020
2259 1120
2260 6104      CLEN
2261 6102      CLLR      /SET EVENT FLOP
2262 7000      NOP
2263 7000      NOP
2264 6102      CLLR      /SET PREVENT FLOP
2265 7200      CLA
2266 7100      CLL
2267 7000      NOP
2270 6104      CLEN
2271 6100      CLSA
2272 3000      DCA      SEND
2273 6100      CLSA
2274 0100      AND      K0060
2275 3000      DCA      RXED
2276 1021      TAD      RXED
2277 7040      SZA CLA
2300 7002      HLT      /CLSA DOESN'T 0 INPUT CHANNEL

2301 1020      TAD      SEND
2302 7041      CIA
2303 1103      TAD      K0060      /SUBTRACT SET
2304 7040      SZA CLA
2305 7002      HLT      /BOTH PRE-EVENT AND EVENT NOT SET
2306 7000      NOP
2307 7000      NOP
2310 7000      NOP
2311 2022      ISZ      REGA      /DO TEST 4096 TIMES
2312 5/14      JMP I      +2      /INDIRECT REF. TO INPT03
2313 7010      SKP
2314 2255      INPT03

```

/TEST OF INPUT CHANNEL #3
 /KNDS OF CHAN1, CHAN2, CHAN3 SET TO LINEFREQ

```

2312 6030 INPT04, CLSA /CLEAR STATUS
2313 7000 CLA CLL
2314 6132 CLLR /CLEAR ALL MODES
2315 1000 TAD K0013
2316 6134 CLEN /ENABLE CHAN3 INPUT AND INTER.
2317 7000 CLA
2318 6131 CLSK /SKIP ON CLOCK INTER,
2319 5000 JMP ,-2 /WAIT
2320 6130 CLSA /GET CLOCK STATUS
2321 3000 DCA RXED /SAVE IT
2322 1000 TAD RXED /RESTORE IT
2323 7000 CIA
2324 1100 TAD K0002
2325 7000 SZA CLA
2326 7000 HLT /INTERRUPT BUT CHAN 1
/EVENT HOP NOT SET
  
```

/TEST OF INPUT CHANNEL 2

```

2334 6135 CLSA /CLEAR STATUS
2335 7000 CLA CLL
2336 6132 CLLR /ZERO ALL MODES
2337 1000 TAD K0014 /ENAB. CHAN. 2 INPUT AND
/INTERRUPT FLOPS
2338 6134 CLEN
2339 7000 CLA
2340 6131 CLSK /CHECK FOR CLOCK INTER,
2341 5000 JMP ,-2 /WAIT
2342 6130 CLSA /GET STATUS
2343 3000 DCA RXED /SAVE IT
2344 1000 TAD RXED /RESTORE IT
2345 7000 CIA
2346 1100 TAD K0010
2347 7000 SZA CLA
2348 7000 HLT /INTERRUPT BUT CHAN 2
/EVENT FLOP NOT SET
  
```

/TEST OF INPUT CHAN 1

```

2353 6135 CLSA /CLEAR STATUS
2354 7000 CLA CLL
2355 6132 CLLR /CLEAR ALL MODES
2356 1123 TAD K0050 /ENAB. CHAN1 INPUT
/AND INTER.
2357 6134 CLEN
2358 7000 CLA
2359 6131 CLSK /CHECK FOR CLOCK INTER,
2360 5000 JMP ,-2 /WAIT
2361 6130 CLSA /GET CLK STATUS
2362 3000 DCA RXED /SAVE IT
2363 1000 TAD RXED /RESTORE IT
2364 7000 CIA
2365 1144 TAD K0040
2366 7000 SZA CLA
  
```


/TEST OF SAMPLE MODE

2400	7004	LSR		/START LINC MODE
2401	7006	RTL		/CLEAR AC AND LINC
2402	7010	SFA		/ENAB SPEC. IN REG.
2403	0000	JMP I	,+2	/READ KNOB 0
2404	7010	SKP		/READ KNOB 1
2405	0000	TCNT1		/STORE AC
2406	0101	LINC		/LOAD AC
2407	0011	CLR		/ENTER PDP-8 MODE
2408	0000	ESF		/IF RIGHT SW BIT 2(1)
2409	0000	SA#0		/SKIP FAST SAM TEST
2410	0000	POP		
2411	0000	DOA	SEND	/INDIRECT REF TO TCNT1
2412	0000	LINC		/ENTER LINC MODE
2413	3020	DOA	SEND	
2414	0101	LINC		/CLEAR SPEC. IN REG.
2415	0011	SA#1		/READ KNOB 1
2416	0011	CLR		/CLEAR AC
2417	1020	LDAL		
2418	0100	PLD		
2419	0000	ESF		/ENABLE FAST SAM
2420	0000	POP		/ENTER PDP-8 MODE
2421	0000	CLSA		/CLEAR CLOCK STATUS
2422	0000	CLA GLL		
2423	6100	TAD	K0400	/SET MODE DIT#1
2424	7000	CLA GLL		
2425	1100	TAD	K0400	
2426	6100	CLR		
2427	7000	CLA GLL		
2428	6101	LINC		/ENTER LINC MODE
2429	6100	SAN#		/FAST SAM SET THEREFORE
				/READ IN VALUE OF KNOB1
				/AS THIS WAS LAST CONVER
				/SION
2430	0100	SA#0		/SHOULD STILL READ KNOB1
2431	0000	POP		/ENTER PDP-8 MODE
2432	3021	DOA	RXED	/SAVE VALUE
2433	1021	TAD	RXED	/RESTORE IT
2434	7041	CIA		
2435	1020	TAD	SEND	/COMPARE IT
2436	7040	SZA	CLA	
2437	7010	SKP		
2438	7000	HLT		/READING FAST SAM
				/INITIATED CONVERSION
				/IN ERROR
2439	1000	TAD	K0500	
2440	6100	CLR		/MODE 2(1),0(1)

```

2440 7000  CLA  OLL OML RAB
2446 6133  CLAB /SET BUFF=4000
2447 7000  CLA
2448 1140  TAO  K3200
2451 6134  OLLR /LOAD CTN FROM BUF
2452 7000  CLA
2453 6133  CLAB /CLR BUF
2454 7000  CLA
2455 6132  OLLR /CLEAR ALL MODES
2456 1140  TAO  K3200
2457 6132  OLLR /SET OVERFLOW MODE 0(1)
2458 6141  LINC /ENTER LINC MODE
2459 6142  SAM2 /SAMPLE KNOB 0
2452 6132  PDP /ENTER PDP-8 MODE
2453 3021  DCA  RXED /STORE
2454 1021  TAO  RXED /RESTORE
2455 7041  CIA
2456 3020  TAO  SEND
2457 7040  SZA CLA
2470 7000  HLT /CONVERSION NOT INITIATED BY OVFL0
2471 2022  ISZ  REGA /DO TEST 4096 TIMES
2472 5052  JMP I  T54A /CROSS PAGE REF TO TSM
/CHK THAT MODE 2(2),1(1),2(1) DO NOT AFFECT
/SAM

2473 7000  TSM1, CLA
2474 6132  OLLR /ZERO ALL MODES
2475 1120  TAO  K3200
2475 6132  OLLR /MODE 1(1),2(1),0(0)
2477 6141  LINC /ENTER LINC MODE
2500 6011  CLR
2501 6004  ESP /ZERO SPEC. IN. REG.
2502 6142  SAM2 /SAMPLE KNOB 0
2503 6002  PDP
2504 3020  DCA  SEND
2505 6141  LINC
2506 6101  SAM1 /SAMPLE KNOB 1
2507 1020  LOAI
2508 6100  T100
2511 6004  ESP /SET FAST SAM FLOP
2512 6100  SAM2 /GET KNOB 1 SETTING
2513 6002  PDP /ENTER PDP MODE
2514 3021  DCA  RXED /STORE
2515 1021  TAO  RXED /RECEIVE
2516 7041  CIA
2517 1020  TAO  SEND /COMPARE
2520 7040  SZA CLA
2521 7010  SKP
2522 7000  HLT /FAST SAM NOT SET
2523 6141  LINC /ENTER LINC MODE
2524 6142  SAM2 /READ KNOB 0
2525 6002  PDP /ENTER PDP MODE
2526 3021  DCA  RXED /STORE
2527 1021  TAO  RXED /RESTORE

```



```

/DOES TO PRESET CLEAR CVFLD, ENABLES, RATES AND MODES
/PROGRAMED IO PRESET USED
/IS COUNTER WORKING
2540 7040 TONT1, CLA /CLEAR AC
2541 6130 CLLR /CLEAR ALL MODES
2542 0000 CLER /CLEAR ALL ENABLES
2543 1417 TAC *3000
2544 6130 CLCA /SET RATE=10KHZ
2545 3020 DCA SEND /READ COUNTER
2546 1147 TAC *6000 /STORE
2547 7041 IAC
2548 7442 SZA
2549 5346 JMP , -2 /WAIT LOOP 4,92 MSEC
2550 6137 CLCA /READ COUNTER AGAIN
2551 7041 CIA
2552 1020 TAC SEND /COMPARE
2553 7042 SZA CLA
2554 7412 SKP
2555 7402 HLT /COUNTER NOT WORKING
/WITH RATE BITS 1+2 SET
/DO IO PRESET CHECK IF RATE BITS 1,2 CLEAR
2557 6141 LINC /ENTER LINC MODE
2558 1020 LDAI
2559 0020 0020
2560 0024 ESF /DO IO PRESET
2561 2022 PDP /ENTER PDP MODE
2562 6137 CLCA /GET COUNTER
2563 3020 DCA SEND /STORE
2564 1147 TAC *6000
2565 7042 NOP
2566 7040 NOP
2567 7041 NOP
2568 7041 IAC
2569 7442 SZA
2570 5372 JMP , -2 /WAIT LOOP 4,92 MSEC
2571 6137 CLCA /READ COUNTER AGAIN
2572 7041 CIA
2573 1020 TAC SEND /COMPARE
2574 7042 SZA CLA
2575 7402 HLT /IO PRESET FAILED TO
/CLEAR RATE BITS 1,2
2576 6132 CLLR /CLEAR ALL MODES

```

/NOW CHECK RATE BIT 0

/FIRST SEE IF COUNT WORKS AT 1KHZ RATE

```

2613 7200    CLR                /CLEAR AC
2614 6132    CLR                /CLEAR ALL MODES
2615 6135    CLSA              /CLEAR ENABLES
2616 1023    TAO              K4000
2617 6132    CLR                /SET RATE=1KHZ
2618 6137    CLSA              /READ COUNTER
2619 3020    DCA              SEND
2620 7000    NOP
2621 7000    TAO
2622 7000    SZA
2623 5213    JMP              ,-2    /WAIT LOOP 16 MSEC
2624 6137    CLCA              /READ COUNTER
2625 7000    CLA
2626 1020    TAO              SEND    /COMPARE
2627 7000    SZA
2628 7000    SKP
2629 7000    HLT                /COUNTER NOT WORKING

```

/NOW DO IO PRESET AND SEE IF BIT 1 CLEARED

```

2624 6141    LINC              /ENTER LINC MODE
2625 1020    LDAI
2626 0000    R000
2627 0000    ESF
2628 0000    PDP
2629 6137    CLCA              /DO IO PRESET
2630 3020    DCA              SEND    /ENTER PDP MODE
2631 7000    NOP                /READ COUNTER
2632 7000    TAO              /STORE
2633 7000    SZA
2634 7000    TAO
2635 7000    SZA
2636 5214    JMP              ,-2    /WAIT 16 MSEC
2637 6137    CLCA              /READ COUNTER AGAIN
2638 7000    CLA
2639 1020    TAO              SEND    /COMPARE
2640 7000    SZA CLA
2641 7000    HLT                /RATE BIT 0 SET AFTER IO

```

/MODES OVERFLOW AND OVFL0 INT, FLOP

/CLEAR WITH IO PRESET

```

2644 7200    TCNT2, CLA          /CLEAR AC
2645 6132    CLR                /CLEAR ALL MODES
2646 1023    TAO              K2100
2647 6132    CLR                /SET MODE 2(1)
2648 6135    CLSA              /CLEAR STATUS
2649 7200    CLA
2650 1020    TAO              K4000
2651 6133    CLAB
2652 7000    CLA              /SET BUF TO 4000
2653 1020    TAO              K4000
2654 6134    CLEN
2655 7000    CLA              /LOAD COUNTER
2656 6133    CLAB
2657 6132    CLR                /ZERO BUF

```

/CLEAR ALL MODES

2552 1225
2553 6122
2554 0112
2555 0112
2556 0112
2557 0112
2558 0112
2559 0112
2560 0112
2561 0112
2562 0112
2563 0112
2564 0112
2565 0112
2566 0112
2567 0112
2568 0112
2569 0112
2570 0112
2571 0112

TAD
K0100
CLLR
LINC
L041
0220
ESF
RDP
CLSA

/GEN "CLR CNT"
/ENTER LINC MODE
/SO IO PRESET
/ENTER PDP MODE
/GET STATUS

2672	7200	SKP CLA		
2673	7210	SKP		
2674	7222	HLT		/OVFLO STILL SET AFTER IO /PRESET
/TEST OVFLO INT ENABLE				
2675	7222	CLA		/CLEAR AC
2676	1223	TAD	K0120	
2677	6132	CLLR		/SET MODE 2(1)
2678	6135	CLSA		/CLEAR STATUS
2679	7220	CLA		
2680	1255	TAD	K4000	
2683	6133	CLAB		/SET BUF PRESET REG.
2684	7200	CLA		
2685	1225	TAD	K0220	
2686	6134	CLEN		/LOAD CNT WITH 4000
2687	7200	CLA		
2690	1223	TAD	K0100	
2691	6134	CLEN		/SET INT,
2692	6141	LINC		/ENTER LINE MODE
2693	1220	LDAT		
2694	6220	0220		
2695	6004	ESF		/DO IO PRESET
2696	6002	PDP		/ENTER PDP MODE
2697	7200	CLA		
2698	6132	CLLR		/CLEAR ALL MODES
2699	1223	TAD	K0100	
2700	6132	CLLR		/GEN.
2703	6131	CLSK		
2704	7210	SKP		
2705	7222	HLT		/OVFLO INTER, /SET AFTER IO PRESET
/DOES IO PRESET CLEAR INPUT ENABLE FLOPS				
2726	7200	CLA		
2727	6132	CLLR		/CLEAR ALL MODES
2730	1235	TAD	K0077	
2731	6134	CLEN		/ENABLE INPUTS TO ALL CHAN
2732	6135	CLSA		/CLEAR STATUS
2733	6141	LINC		/ENTER LINE MODE
2734	1220	LDAT		
2735	6020	0020		
2736	6004	ESF		/DO IO PRESET
2737	6002	PDP		/ENTER PDP MODE
2740	7200	CLA		
2741	1235	TAD	K0077	
2742	6132	CLLR		/SIMULATE INPUTS ON ALL CHAN

2743	7400	NOP		
2744	7400	NOP		
2745	7400	NOP		
2746	7400	NOP		
2747	7400	NOP		
2750	7400	NOP		
2751	6132	CLLR		/SIM INPUTS ON ALL CHAN
2752	7400	NOP		
2753	7400	NOP		
2754	7400	NOP		
2755	7400	NOP		
2756	7400	NOP		
2757	7400	NOP		
2760	7400	CLA		
2761	6135	CLSA		/GET STATUS
2762	7440	SZA		
2765	7402	HLT		/STATUS NOT ZERO
				/IO PRESET FAILED TO CLEAR
				/ENABLES=AC CONTAINS STATUS
				/CLEAR AC
2764	7400	CLA		
			/DOES IO PRESET CLEAR MODE 2	
2765	6133	CLAB		
2766	6132	CLLR		/CLEAR MODES
2767	1023	TAD	K0100	
2770	6132	CLLR		/SET MODE 2(1) - CLR CNT
2771	6141	LINC		/ENTER LINC MODE
2772	1020	LDAI		
2773	0020	0020		
2774	0004	ESF		/DO IO PRESET
2775	0002	PDP		/ENTER PDP MODE
2776	7200	CLA		
2777	1150	TAD	K5555	
3000	6133	CLAB		/LOAD BUF WITH 5555
3001	7400	CLA		
3002	1105	TAD	K0200	
3003	6134	CLEN		/GEN LOAD CNT
3004	6137	CLCA		/LOAD CNT TO AC
3005	7710	SPA CLA		
3006	7402	HLT		/MODE 2 NOT CLEARED
				/BY IO PRESET
			/DOES IO PRESET CLEAR MODE 0	
3007	7424	OSR		/IF RIGHT SW BIT 2(1)
3010	7006	RTL		/SKIP FAST SAM TEST
3011	7510	SPA		
3012	5254	JMP	INDEX	
3013	7200	CLA		
3014	6132	CLLR		/CLEAR ALL MODES
3015	6141	LINC		/ENTER LINC MODE
3016	0100	SAM0		/READ KNOB 0
3017	0002	PDP		
3020	3020	DCA	SEND	
3021	6141	LINC		
3022	0101	SAM1		/READ KNOB 1
3023	0002	PDP		/ENTER PDP MODE

3024 7228
3025 1145
3026 6132
3027 6141

CLA
TAD
CLR
LINC

K8482

UNRECORDED 12-0977

PAL12

V141

12-OCT-69

10:55

PAGE 38-1

/SET MODE #11
/ENTER LINC MODE

3030 1020
 3031 0020
 3032 1004
 3033 1020
 3034 0100
 3035 0204
 3036 1100
 3037 0002
 3040 7041
 3041 1020
 3042 7040
 3043 7410
 3044 7402
 3045 6141
 3046 0100
 3047 0002
 3050 7041
 3051 1020
 3052 7040
 3053 7402
 3054 0020
 3055 5054
 3056 6141
 3057 1020
 3060 0020
 3061 0004
 3062 0002

INDEX,

LDAI
 0020
 ESF
 LDAI
 0100
 ESF
 SAM0
 PDP
 CIA
 TAD SEND
 SZA CLA
 SKP
 HLT
 LINC
 SAM0
 PDP
 CIA
 TAD SEND
 SZA CLA
 HLT
 ISZ REGA
 JMP I TCNT2A
 LINC
 LDAI
 0020
 ESF
 PDP

/DO 10 PRESET
 /ENABLE FAST SAM
 /READ KNOB 1=FAST S. MODE
 /ENTER PDP MODE
 /FAST SAM NOT SET
 /ENTER LINC MODE
 /READ KNOB 0
 /ENTER PDP MODE
 /MODE 0 NOT CLEARED
 /DO TEST 4096 TIMES
 /CROSS PAGE RER TO TCNT2
 /DO 10 PRESET

```

3253 7200      CLA
/DOES MODE 1(1) WORK
3254 7200      TMODE1, CLA
3255 6132      CLLR      /CLEAR ALL MODES
3256 6133      CLAB      /CLEAR BUF
3257 4056      JMS      RANDOM /GET RANDOM NUM
3270 3020      DCA      SEND
3271 1020      TAD      SEND
3272 6133      CLAB      /SEND RANDOM NUM TO BUF
3273 7200      CLA
3274 1020      TAD      K0100
3275 6132      CLLR      /GEN "CLR CNT"
3276 6135      CLSA      /CLEAR CLOCK STATUS
3277 7200      CLA
3278 1105      TAD      K2200
3279 6134      CLEN      /GEN LOAD CNT
3280 6132      CLLR      /SET MODE BIT 1(1)
3281 7200      CLA
3282 6133      CLAB      /CLEAR BUF
3283 1105      TAD      K0060
3284 6134      CLEN      /ENABLE INPT 1 AND INT CHAN1
3285 6131      CLSK      /SKP ON CLOCK INT
3286 5027      JMP      ,-1
3287 6135      CLSA      /CLEAR STATUS
3288 7200      CLA
3289 7000      NOP
3290 6136      CLBA      /GET BUF
3291 7041      CIA
3292 1020      TAD      SEND /COMPARE
3293 7040      SZA CLA
3294 7002      HLT      /CHAN 1 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
3295 6134      CLEN      /CLEAR ENABLES
3296 6135      CLSA      /CLEAR CLOCK STATUS
3297 7200      CLA
3298 6133      CLAB      /CLEAR BUF
3299 1101      TAD      K0014
3300 6134      CLEN      /ENABLE CHAN 2 INPUT AND INT
3301 6131      CLSK      /SKP ON CLOCK INT
3302 5027      JMP      ,-1
3303 6135      CLSA      /CLEAR STATUS
3304 7200      CLA
3305 7000      NOP
3306 7000      NOP
3307 6135      CLBA      /GET BUF
3308 7041      CIA
3309 1020      TAD      SEND /COMPARE
3310 7040      SZA CLA
3311 7002      HLT      /CHAN2 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
3312 6134      CLEN      /CLEARS ENABLE
3313 6135      CLSA      /CLEAR STATUS
3314 7200      CLA
3315 6133      CLAB      /CLEAR BUF
3316 1030      TAD      X0003

```

```

3147 6154 CLEN /ENABLES CHAN 3 INPUT AND INT
3148 6131 CLSK /SKIP ON CK INT
3149 5000 JMP , -1
3150 6155 CLSA /CLEAR CLOCK STATUS
3151 7000 CLA
3152 7000 NOP
3153 7000 NOP
3154 6150 CLBA /GET BUF
3155 7041 CIA
3156 1020 TAD SEND /COMPARE
3157 7040 SZA CLA
3158 7102 HLT /CHAN 3 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
/TEST MODE 1(1) AND MODE 2(1)
3159 6154 TMO03, CLEN /CLEARS ENABLES
3160 1106 TAD K0300
3161 1114 TAD K1000
3162 6152 CLLR /START CNT RATE=400KHZ - MODE 1(1) AND 2(1)
3163 7000 NOP /WAIT
3164 7000 NOP
3165 7000 NOP
3166 7000 NOP
3167 7000 CLA
3168 1106 TAD K0500
3169 6152 CLLR /STOP CNT - MODE 1(1) AND 2(1)
3170 6157 CLCA /GET CNT
3171 3020 DCA SEND /STORE
3172 6150 CLSA
3173 7200 CLA /CLEAR BUF
3174 6153 CLAB
3175 1120 TAD K0060
3176 6134 CLEN /ENABLE CHAN1 INPUT AND INT
3177 6131 CLSK /SKP ON CLOCK INT
3178 5205 JMP , -1
3179 6150 CLSA /CLEAR CLOCK STATUS
3180 7000 CLA
3181 6150 CLBA /GET BUF
3182 7041 CIA
3183 1020 TAD SEND /COMPARE
3184 7040 SZA CLA
3185 7002 HLT /CHAN1 FAILED TO CAUSE CNT TO BUF TRANSFER
3186 6134 CLEN /CLEARS ENABLES
3187 6135 CLSA /CLEAR STATUS
3188 7200 CLA
3189 6153 CLAB /CLEAR BUF
3190 1101 TAD K0014
3191 6134 CLEN /ENABLE CHAN 2 INPUT AND INT
3192 6131 CLSK /SKP ON CLOCK INT
3193 5224 JMP , -1
3194 6150 CLSA /CLEAR STATUS
3195 7000 CLA
3196 7000 NOP
3197 7000 NOP
3198 6150 CLBA /GET BUF
3199 7041 CIA

```

02:00 7000
02:00 7000
02:00 7000
02:00 7000

1969 18-OCT-69

TAO SEND

S2A CUA

H01

DEPN

12:55 PAGE 41-1

/COMPARE

/CHAN 2 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
/CLEAR ENABLES

3240	6135	CLSA		
3241	7107	CLA		
3242	6135	CLAR		/CLEAR BUF
3243	1427	TAJ	K2423	
3244	6135	CLEN		/ENABLES CHAN3 INPUT AND INT
3245	6131	CLSK		/SKP ON CLOCK INT
3246	5245	JMP	, -1	
3247	6135	CLSA		/CLEAR CLOCK STATUS
3248	7442	CLA		
3249	7120	NOP		
3250	7442	NOP		
3251	6135	CLSA		/GET BUF
3252	7041	CIA		
3253	1427	TAJ	SEND	/COMPARE
3254	7042	SZA CLA		
3255	7442	HLT		/CHAN 3 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
3256	6137	CLCA		/GET CNT
3257	7041	SZA CLA		
3258	7442	HLT		/CHAN3 INPUT FAILED TO CLEAR CNT
3259	7442	NOP		
3260	7442	NOP		
3261	7444	OSR		
3262	7444	RAL		
3263	7112	SPA CLA		/IF RIGHT SWITCHES BIT 1(1) SUPPRESS PRINTING OF K
3264	5320	JMP	, +13	
3265	6141	LINC		
3266	1427	LDAI		
3267	0313	0313		
3268	0042	PDP		
3269	6146	TLS		/TYPE LETTER K
3270	6041	TSF		
3271	5276	JMP	, -1	
3272	7220	CLA		
3273	1427	TAJ	COUNT	
3274	7001	IAC		
3275	3327	DCA	COUNT	
3276	1427	TAJ	COUNT	
3277	7241	CIA		
3278	1124	TAJ	K2420	
3279	7140	SZA CLA	CLL	
3280	5330	JMP	IOPRE	
3281	3327	DCA	COUNT	
		/WHISTLE ROUTINE		
3282	7404	OSR		
3283	7112	SPA CLA		/IF BIT 0(1) SUPPRESS END OF TEST WHISTLE
3284	5330	JMP	IOPRE	
3285	1144	WHISTLE, TAJ	K0440	
3286	7420	SNL		
3287	5015	JMP	, -2	
3288	7140	CLL		
3289	1426	TAJ	K0001	
3290	1145	TAJ	K2420	
3291	7420	SNL		
3292	5322	JMP	, -2	

D

3300 1000
3300 5000
3300 9000
3300 10000
3300 11000
3300 12000
3300 13000
3300 14000
3300 15000
3300 16000
3300 17000
3300 18000
3300 19000
3300 20000

WASH DISTRICT

18-OCT-69

WASH DISTRICT

18-OCT-69

18-OCT-69

MAIL DEC 22 1977
-DEC 4 - D - (D)
PALIS

VI41 18-OCT-69

10:55 PAGE 43

3500 1 80
3100 0 000
3000 7 000
2900 2 000

5

LDX1
WZ20
ESF
ROR
QRP 177

/00 10 PRESET

4000

4100

4200

4300

4400

4500

4600

4700

5000

5100

5200

5300

5400

5500

5600

5700

6000

6100

6200

6300

6400

6500

6600

6700

7000

7100

7200

7300

7400

7500

7600

7700

CL	0135	0504	0122	TONT2	2044
CL	0135	0504	0124	TONT2A	0154
CL	0135	0504	0118	TEST30	1264
CL	0135	0504	0120	TEST31	1100
CL	0135	0504	0147	TEST32	1132
CL	0121	0777	0123	TMO01	3064
CL	0135	0777	0043	TMO03	3163
CLS	0131	L3-1	1020	TSM	2436
COU T	0107	L1AC	6141	TSM1	2473
COU TX	0101	L3CA	1274	TSM1A	0153
ESF	0109	L003	1312	TSM4	0152
INPT	0004	L005	1334	TST20	2201
INPT 1	2105	L000	2075	TST21	0214
INPT 02	2000	L00L	2100	TST22	0227
INPT 03	2000	L00F	2101	TST23	0243
INPT 04	2013	L00G	2101	TST24	2261
INPT	0107	L00H	2172	TST25	0277
IQP	0000	L00I	2002	TST26	0317
IP1	0101	M001	0025	TST27	0360
ITST 1	2000	M002	0027	TST27A	0125
ITST 2	2141	M004	0031	TST28	0440
ITST 3	2102	M010	0044	TST29	0520
K0001	0426	M020	0045	TST30	0534
K0002	0101	M040	0046	TST31	0562
K0003	0434	M0100	0047	TST31X	0162
K0004	0102	M0200	0050	TST32	0603
K0007	0102	M0400	0051	TST32A	0127
K0008	0103	M1000	0052	TST33	0625
K0009	0101	M2000	0053	TST34	0651
K0010	0103	M4000	0054	TST35	0700
K0020	0109	P0P	0002	TST35A	0126
K0040	0034	PNTA	0110	TST36	0732
K0041	0144	PNTB	0111	TST37	0756
K0042	0100	PNTC	0112	TST37X	1010
K0043	0100	PNTD	0103	TST38	1011
K0100	0023	PNTE	0104	TST38A	0130
K0101	0000	PNTF	0100	TST39	1040
K0200	0100	PNTG	0106	TST40	1167
K0300	0105	PNTH	0107	TST40X	1214
K0301	0007	PNTI	0140	TST41	1374
K0400	0140	RANDOM	0006	TST41A	1216
K0500	0100	RESA	0022	TST41B	0155
K0600	0106	RETURN	0113	TST42	1425
K0700	0107	RSA	0102	TST43	1456
K0701	0000	RSE	0103	TST44	1507
K1000	0100	RVC	0104	TST45	1540
K1001	0101	RX00	0021	TST46	1571
K2000	0100	SA00	0100	TST47	1622
K3000	0107	SA01	0101	TST48	1653
K3001	0102	SE00	0020	TST49	1704
K4000	0100	STA	0100	TST49A	1735
K4100	0101	TONT1	2536	TST49B	1766

TST49X	0141
TST49Y	0142
WHISTL	3315

34 CORE USED
RUN-TIME: 17 SECONDS
LINKS GENERATED:
ERRORS DETECTED:

