

DataGeneral

**TECHNICAL
STATEMENT**

TEXT LISTING

068-000269-03

PROGRAM

ECLIPSE MAP DIAGNOSTIC, PART B

TEXT TAPE

097-000269-03

ABSTRACT

THIS IS THE SECOND OF 2 PROGRAMS (EMAPA,EMAPB) DESIGNED TO
VERIFY THE OPERATION OF THE MEMORY ALLOCATION AND PROTECTION
(MAP) FEATURE.

10003 EMAPB

```

01 ?
02 ?
03 ?
04 ?
05 ? THIS DIAGNOSTIC IS DESIGNED TO RUN IN AN
06 ? AUTO-LOAD AUTO-RUN ENVIRONMENT.
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?
26 ?
27 ?
28 ?
29 ?
30 ?
31 ?
32 ?
33 ?
34 ?
35 ?
36 ?
37 ?
38 ?
39 ?
40 ?
41 ?
42 ?
43 ?
44 ?
45 ?
46 ?
47 ?
48 ?
49 ?
50 ?
51 ?
52 ?
53 ?
54 ?
55 ?
56 ?
57 ?
58 ?
59 ?
60 ?

```

EMAPB
MAP DIAGNOSTIC- 2 OF 2
THIS DIAGNOSTIC IS DESIGNED TO RUN IN AN
AUTO-LOAD AUTO-RUN ENVIRONMENT.
1.0 ABSTRACT
THIS IS THE SECOND OF 2 PROGRAMS (EMAPB,EMAPB)
DESIGNED TO VERIFY THE OPERATION OF THE MEMORY
ALLOCATION AND PROTECTION (MAP) FEATURE. THIS
PROGRAM WHICH TESTS MPMU SHOULD ONLY BE RUN AFTER
SUCCESSFUL EXECUTION OF THE FIRST MAP DIAGNOSTIC. BOTH
OF THESE PROGRAMS ARE PREREQUISITES TO THE
MULTIPROGRAMMING AND RELIABILITY TEST PROGRAM.
A COMPLETE TEST REQUIRES THAT AN I/O TESTER
AND A FPU BE PRESENT IN THE SYSTEM.

0004 EMAPB

```

01 ?
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?
26 ?
27 ?
28 ?
29 ?
30 ?
31 ?
32 ?
33 ?
34 ?
35 ?
36 ?
37 ?
38 ?
39 ?
40 ?
41 ?
42 ?
43 ?
44 ?
45 ?
46 ?
47 ?
48 ?
49 ?
50 ?
51 ?
52 ?
53 ?
54 ?
55 ?
56 ?
57 ?
58 ?
59 ?
60 ?

```

5.4 NORMAL OPERATION
PROGRAM WILL EXECUTE ALL TESTS IN SEQUENCE
AND AUTOMATICALLY LOOP. IF SWITCH 4 IS CLEAR,
A MESSAGE "PASS" WILL BE PRINTED AT THE
END OF EACH PASS ALONG WITH THE
PASS COUNT IN DECIMAL. IF SWITCH 4 IS SET,
THE PASS COUNT WILL BE ACCUMULATED, BUT NOT
PRINTED.

4.0 ERROR DESCRIPTION
4.1 NORMAL
UPON THE DETECTION OF AN ERROR, THE PROGRAM
WILL PRINT THE C/PC AND AC'S AND THEN LOOP.
CONSULT THE LISTING FOR A TEST DESCRIPTION.
SET THE SWITCHES TO CONTINUE.

4.2 ABNORMAL
THERE ARE SEVERAL TYPES OF UNEXPECTED FAILURES
WHICH WILL CAUSE A PROGRAM HALT. THEY ARE AS
FOLLOWS:
UNEXPECTED INTERRUPT
STACK OVERFLOW OR UNDERFLOW
THE CAUSE OF ANY OF THESE FAILURES SHOULD BE
CONNECTED BEFORE RESUMING TESTING.

4.3 MAP DATA
THE CONTENTS OF THE USER AND DCH MAPS
MAY BE PRINTED ON THE TTY/CRT FOR
VISUAL ANALYSIS BY SETTING THE
SWITCHES TO OCTAL 206 AND PRESSED START.

5.0 PROGRAM DESCRIPTION
5.1 COMMON SUBROUTINE CALLS
THE DIAGNOSTIC IS COMPRISED OF A SERIES OF
SHORT TESTS. BASICALLY, EACH TEST CONSISTS
OF A SETUP PHOCEDURE, ONE OR MORE EVALUATING
CASES WITH ERROR CALLS, AND A LOOP CAPABILITY.
EACH PARTICULAR TEST CASE IS DESCRIBED IN THE
LISTING. THE COMMON ROUTINES FOR SETUP (SETUP),
ERROR CALLS (EHALT), AND LOOP (LOOP) ARE
DESCRIBED HEREALONG WITH OTHER COMMONLY
CALLED ROUTINES.

SETUP
EACH TEST BEGINS WITH A CALL TO SETUP. THIS
ROUTINE ISSUES AN IORST, SETS UP THE LOOP ADDRESS,
RESETS CERTAIN ERROR SWITCHES AND ITERATION
COUNTS. IT ALSO STORES AN ADDRESS OF 60 INTO
LOCATIONS 01,2,3 AND 45. LOC 60 IS SET AS A
JMP INDIRECT TO LOC 61. LOC 61 CONTAINS AN
ADDRESS WITHIN THE TEST WHICH POINTS TO SETUP+1.
THE USER STACK AND VECTOR STACKS ARE ALSO
INITIALIZED.

0005 EMAPB
01

10006 EMAPB

01 ;
02 ;
03 ;
04 ;
05 ;
06 ;
07 ;
08 ;
09 ;
10 ;
11 ;
12 ;
13 ;
14 ;
15 ;
16 ;
17 ;
18 ;
19 ;
20 ;
21 ;
22 ;
23 ;
24 ;
25 ;
26 ;
27 ;
28 ;
29 ;
30 ;
31 ;
32 ;
33 ;
34 ;
35 ;
36 ;
37 ;
38 ;
39 ;
40 ;
41 ;
42 ;
43 ;
44 ;
45 ;
46 ;
47 ;
48 ;
49 ;
50 ;
51 ;
52 ;
53 ;
54 ;
55 ;
56 ;
57 ;
58 ;
59 ;
60 ;

EHALT
THIS ROUTINE IS CALLED WHEN AN ERROR IS DETECTED. SOMETIMES AN ERROR MIGHT OCCUR WITH USER MODE EMABED. FOR THIS REASON, UPON ENTRY INTO EHALL, AN SCL IS EXECUTED TO REMOVE USER MODE. THE ROUTINE WILL THEN PROCEED TO HALT. THIS ROUTINE WILL ALSO INTERROGATE ERROR SWITCHES AND PRINT ERROR DATA.

LOOP
THIS ROUTINE IS CALLED AT THE END OF EACH TEST SEQUENCE. IT IS USED TO ITERATE THE SEQUENCE 100 TIMES IF NO ERROR HAS BEEN DETECTED. IF AN ERROR HAS BEEN DETECTED, IT IS USED TO MAINTAIN THE SCOPE LOOP AND INTERROGATE THE SWITCHES, ETC. THE USER STACK AND VECTOR STACK ARE ALSO INITIALIZED.

LEPAB
MAP ALL OF MEMORY TO LOGICAL = PHYSICAL

SULMP
SET UP THE AC'S FOR A LMP INSTRUCTION AS PER THE WORDS FOLLOWING THE CALL.
WORD 1 = AC0 WORD 2 = AC1
WORD 3 = AC2 WORD 4 = AC3

SETDUNE
THE DUNE FLOP IS SET IN ONE OF THE FOLLOWING DEVICES:
RTC, I/O TESTER OR TTY/CRT.

SUMAP
A BLOCK OF MEMORY IS SET UP TO DO A BLOCK LOAD OF THE MAP VIA A LMP. THE CALL IS FOLLOWED BY 3 PAIRS OF TWO WORDS. THE FIRST WORD IN EACH PAIR IDENTIFIES WHICH MAP:
400 = UCH, 1000 = USER A, 1400 = USER B
THE SECOND WORD IN EACH PAIR DENOTES HOW THAT MAP IS TO BE LOADED:
0 = 0'S, 1 = 1'S, 2 = ADDRESS

RCBLK
THIS ROUTINE IS USED FOLLOWING A BLOCK LOAD OF THE MAP BY A LMP TO READ BACK AND CHECK THE LOADED MAPS. AS DESCRIBED ABOVE FOR THE "SUMAP" ROUTINE, THE CALL IS FOLLOWED BY A USER SELECTION WORD AND A LOAD SPECIFIER.

SUJOMAP
A BLOCK OF MEMORY IS SET UP FOR A LMP TO PERFORM A BLOCK LOAD OF DEVICE PROTECTION. THE CALL IS FOLLOWED BY 2 FIVE WORD BLOCKS. THE FIRST WORD OF EACH 5 WORD BLOCK

0007 EMAPB

```

01 ;
02 ;
03 ;
04 ;
05 ;
06 ;
07 ;
08 ;
09 ;
10 ;
11 ;
12 ;
13 ;
14 ;
15 ;
16 ;
17 ;
18 ;
19 ;
20 ;
21 ;
22 ;
23 ;
24 ;
25 ;
26 ;
27 ;
28 ;
29 ;
30 ;
31 ;
32 ;
33 ;
34 ;
35 ;
36 ;
37 ;
38 ;
39 ;
40 ;
41 ;
42 ;
43 ;
44 ;
45 ;
46 ;
47 ;
48 ;
49 ;
50 ;

```

SPECIFIES THE USER: 0 = USER A, 20000 = USER B.
THE NEXT 4 WORDS IN EACH BLOCK SPECIFY
THE DEVICE PROTECTION WHICH IS TO BE
LOADED FOR THE SELECTED USER.

LUCHK
THIS ROUTINE IS USED FOLLOWING A
BLOCK LOAD OF DEVICE PROTECTION IN
THE MAP VIA LMP. IT CREATES
A 4 WORD BY 16 BIT MATRIX OF
THE DEVICE PROTECTION IN THE MAP
AND COMPARES THIS TO THE MATRIX
OF THE ORIGINAL LOADED DEVICE PROTECTION
WHICH HAS BEEN PREVIOUSLY SAVED.
THE CALL IS FOLLOWED BY A ONE
WORD USER IDENTIFICATION SPECIFIER:
0 = USER A, 20000 = USER B.

TRAN
IF NO ERROR EXISTS, A NEW
RANDOM # IS RETURNED IN ACU.
IF AN ERROR EXISTS, THE OLD
IS RE-CIRCULATED.

SPA1
SET ALL DEVICE PROTECTION BITS
FOR USER A = 1.

SPA0
SET ALL DEVICE PROTECTION BITS
FOR USER A = 0.

SPB1
SET ALL DEVICE PROTECTION BITS
FOR USER B = 1.

SPB0
SET ALL DEVICE PROTECTION BITS
FOR USER B = 0.

IOMAP
THE DEVICE PROTECTION MAP FOR A
SELECTED USER IS SET AS SPECIFIED
BY THE 5 WORD INFORMATION BLOCK
FOLLOWING THE CALL.
WORD 1 = USER, 0 = USER A, 20000 = USER B.
THE NEXT 4 WORDS SPECIFY THE CONTENTS
OF THE DEVICE PROTECTION MAP FOR THAT USER.

10008 EMAPB

```

01 ;
02 ;
03 ;
04 ;
05 ;
06 ;
07 ;
08 ;
09 ;
10 ;
11 ;
12 ;
13 ;
14 ;
15 ;
16 ;
17 ;
18 ;
19 ;
20 ;
21 ;
22 ;
23 ;
24 ;
25 ;
26 ;
27 ;
28 ;
29 ;
30 ;
31 ;
32 ;
33 ;
34 ;
35 ;
36 ;
37 ;
38 ;
39 ;
40 ;
41 ;
42 ;
43 ;
44 ;
45 ;
46 ;
47 ;
48 ;
49 ;
50 ;
51 ;
52 ;
53 ;
54 ;
55 ;
56 ;
57 ;
58 ;
59 ;
60 ;

```

5-2 MONITOR LOCATIONS

THE FOLLOWING LOCATIONS IN PAGE 0 MAY BE
MONITORED/EXAMINED TO PROVIDE ADDITIONAL
INFORMATION.

LOC 200 USED BY DTOS
LOC 201 CURRENT TEST ADDRESS LOCATION
LOC 202 STARTING ADDRESS FOR PROGRAM
LOC 203 PROGRAM PASS COUNT
LOC 204 TEST ITERATION COUNT

5.3 MEMORY MAP

UNLESS OTHERWISE SPECIFIED, MEMORY
IS ALWAYS MAPPED TO ITSELF. THAT IS
LOGICAL=PHYSICAL FOR USER A AND USER B.

6.0 SEQUENCE OF TESTING

THE TESTING SEQUENCE FOR
PROGRAM MAPB IS AS FOLLOWS:

LEF TESTS

PC IS DEFINED/UNDEFINED TESTS

LMP TESTS

LOGICAL BLOCK SWITCHING

DATA CHANNEL

FLOATING POINT

MISCELLANEOUS TESTS

7.0 PROGRAMMING DESCRIPTION FOR MAP FEATURE

THE INSTRUCTIONS WHICH MAY BE
USED TO SETUP AND INTERROGATE
THE MAP FEATURE ARE BRIEFLY
DESCRIBED HERE.

7.1 OOA INSTRUCTION

THE OOA INSTRUCTION WITH THE FOLLOWING
FORMAT WILL DEFINE THE MAP FOR A
SINGLE 1K WORD BLOCK OF LOGICAL MEMORY.

0009 EMAPB

01	?
02	?
03	?
04	?
05	?
06	?
07	?
08	?
09	?
10	?
11	?
12	?
13	?
14	?
15	?
16	?
17	?
18	?
19	?
20	?
21	?
22	?
23	?
24	?
25	?
26	?

BIT CONTENTS

0 UNUSED
 1-5 LOGICAL BLOCK NUMBER
 6-7 MAP TYPE
 01=DATA CHANNEL
 10=USER A
 11=USER B
 8 WRITE PROTECT
 9-15 PHYSICAL BLOCK NUMBER

THE DUA INSTRUCTION WITH THE FOLLOWING
 FORMAT WILL DEFINE THE I/O DEVICES
 WHICH ARE INACCESSIBLE TO THE USER.

BIT CONTENTS

0 UNUSED
 1 MUST BE 1
 2 USER SELECTION 0=A, 1=B
 3-5 DEVICE CLASS
 6-7 MUST BE 00
 8-15 DEVICE PROTECT BITS

10010 EMAPB

01	?
02	?
03	?
04	?
05	?
06	?
07	?
08	?
09	?
10	?
11	?
12	?
13	?
14	?
15	?
16	?
17	?
18	?
19	?
20	?
21	?
22	?
23	?
24	?
25	?
26	?
27	?
28	?
29	?
30	?
31	?
32	?
33	?
34	?
35	?
36	?
37	?
38	?
39	?
40	?
41	?
42	?
43	?
44	?
45	?
46	?
47	?
48	?
49	?
50	?
51	?
52	?
53	?
54	?
55	?
56	?
57	?
58	?
59	?
60	?

THE DUA INSTRUCTION WITH THE FOLLOWING
 FORMAT DEFINES THE PROTECTION FEATURES
 THAT ARE TO BE ENABLED FOR A USER.

BIT CONTENTS

0 UNUSED
 1 MUST BE 0
 2 USER SELECTION 0=A, 1=B
 3-5 UNUSED
 6-7 MUST BE 00
 8 UNUSED
 9 LEF MODE
 10 I/O PROTECT
 11 WRITE PROTECT
 12 INDIRECT PROTECT
 13 DATA CHANNEL PROTECT
 14 DATA CHANNEL MAP ENABLE
 15 USER MAP ENABLE

7.2

DOB INSTRUCTION

THE DOB INSTRUCTION MAY BE USED
 TO MAP SUPERVISOR BLOCK 31. BITS 9-15
 OF THE SPECIFIED AC DENOTE A
 PHYSICAL BLOCK NUMBER TO WHICH
 LOGICAL 31 WILL BE MAPPED WHEN
 IN THE SUPERVISOR MODE.

7.3

DIA INSTRUCTION

THE DIA INSTRUCTION MAY BE USED
 TO READ INTO THE SPECIFIED AC
 THE STATUS OF THE LAST ENABLED USER.

BIT CONTENTS

0-1 UNUSED
 2 USER 0=A, 1=B
 3-8 UNUSED
 9 LEF
 10 I/O PROTECT
 11 WRITE PROTECT
 12 INDIRECT PROTECT
 13 DATA CHANNEL PROTECT
 14 DATA CHANNEL MAP ENABLE
 15 USER MODE INTERRUPT

7.4

DIC INSTRUCTION

THE DIC INSTRUCTION MAY BE USED
 TO READ INTO THE SPECIFIED AC THE
 CONTENTS OF THE MAP STATUS REGISTER.

BIT CONTENTS

0011 EMAPB

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49

0 DATA CHANNEL PROTECT ERROR
1 ERROR DURING MAP SINGLE CYCLE
2 WRITE PROTECT ERROR
3 VALIDITY PROTECT ERROR
4 INDIRECT PROTECT ERROR
5 I/O PROTECTION ERROR
6 USER LAST ENABLED, U=0, I=0
7 PC ON STACK IS UNDEFINED
8 WRITE PROTECT
9-15 PHYSICAL BLOCK NUMBER WHICH
CORRESPONDS TO THE
LOGICAL PAGE NUMBER GIVEN IN THE
LAST TRANSLATE BLOCK INSTRUCTION.

7.5 OOC INSTRUCTION
THE OOC INSTRUCTION MAY BE USED TO
TRANSLATE A LOGICAL BLOCK NUMBER TO
ITS CORRESPONDING PHYSICAL BLOCK NUMBER.
THE RESULT IS PLACED IN BITS 9-15 OF
THE MAP STATUS REGISTER.

BIT CONTENTS
0 UNUSED
1-5 LOGICAL BLOCK NUMBER TO
BE TRANSLATED
6-7 00=NO TRANSLATION
10=DCH MAP
11=USER A
12=USER B

7.6 MAP SINGLE CYCLE
AN IO PULSE ISSUED TO THE MAP
ALLOWS THE LAST USER MAP ENABLED
TO BE MAPPED FOR ONE MEMORY REFERENCE.
THE FIRST MEMORY REFERENCE AFTER
THE NEXT LOAD OR STORE INSTRUCTION
IS MAPPED. AFTER THE MEMORY CYCLE
IS MAPPED, THE USER MAP IS AGAIN
DISABLED.

0012 EMAPB

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

7.7 LEF INSTRUCTION
IF THE LEF MODE BIT IN THE USER STATUS
IS 1 FOR A USER, THEN ALL I/O
INSTRUCTIONS ISSUED BY THAT USER
WILL BE INTERPRETED AS LEF INSTRUCTIONS.
THE LOGICAL EFFECTIVE ADDRESS IS
COMPUTED FROM BITS 5-15 OF
THE INSTRUCTION AND PLACED IN THE
SPECIFIED AC.

7.8 LMP
A BLOCK ADD AND MOVE IS PERFORMED.
THE RESULT IS LOADED INTO THE MAP
FEATURE. THE ACCUMULATORS ARE SET UP
IN THE SAME MANNER AS THE HAM
INSTRUCTION. THE ONLY EXCEPTION IS THAT
DATA IS NOT TRANSFERRED TO THE
DESTINATION ADDRESS AND AC3 IS
UNUSED.

ACCUMULATORS
AC0 = ADDEND
AC1 = NUMBER OF WORDS TO BE MOVED
AC2 = SOURCE ADDRESS
AC3 = DESTINATION ADDRESS (UNUSED)

THE INFORMATION TO BE LOADED INTO
THE MAP IS IN THREE FORMATS
AS DESCRIBED IN SECTION 7.1,
FOR THE DUA INSTRUCTION.

8.0 I/O TESTER HARDWARE DESCRIPTION

8.1 TEST BOARD COMMANDS
IORST = CLEAR THE TESTER
NIOC 0 = CLEAR THE TESTER (IF NEW MODE)
INTA = READ THE DATA BUFFER (NOT NEW MODE)
DATIC = READ THE PULSE DETECTORS
DATIB = READ THE DATA BUFFER
DATIA = READ THE DCH ADDRESS BUFFER (NEW MODE)
DATOA = LOAD THE DATA BUFFER
DATOB = LOAD THE FUNCTION BUFFER
DATUC = LOAD THE DATA AND DCH ADDRESS BUFFERS

8.2 FUNCTION REGISTER BIT ASSIGNMENTS
BIT 0 SET DCH SYNC
BIT 1 SET DCH MODE0
BIT 2 SET DCH MODE1
BIT 3 SET PI SYNC
BIT 4 BUSY (IF NOT IN NEW MODE)
BIT 5 DONE (IF NOT IN NEW MODE)

0013 EMAPB

0014 EMAPB

**000000 TOTAL ERRORS, 000000 PASS 1 ERRORS

BIT 6 NEW MODE
 BITS 7-9 AN OCTAL # WHICH SPECIFIES THE
 # OF RGENB PULSES BETWEEN
 SUCCESSIVE DCH CYCLES. (NEW MODE ONLY)
 NOTE THAT 0 SPECIFIES 1 RGENB PULSE.
 BITS 10-15 # OF DCH CYCLES TO BE RUN.
 (NEW MODE ONLY)
 NOTE THAT 0 SPECIFIES 1 DCH CYCLE.

8.3 PULSE DETECTOR BIT ASSIGNMENTS

BIT 0 LOPLS
 BIT 1 INTA (INTA AND DCHP)
 BIT 2 MSKO
 BIT 3 DCHI
 BIT 4 UVFLO
 BIT 5 DCHO
 BIT 6 DCHA
 BIT 7 RGENB (COMPLEMENTS WITH EACH PULSE)
 BIT 8 DATOA
 BIT 9 DATOB
 BIT 10 DATOC
 BIT 11 DATIA
 BIT 12 DATIB
 BIT 13 DATIC (NOT SET IF DEV CODE = 0)
 BIT 14 STRI
 BIT 15 CLR

8.4 TEST BOARD LOGIC

THE TEST BOARD CONTAINS 16 PULSE
 DETECTOR FLIP FLOPS. THESE FF'S MAY
 BE READ BY A "DIC" WITH A DEVICE
 CODE OF 0. THEY MAY BE CLEARED BY
 IURST OR NIOC 0 (IF IN NEW MODE).
 A PARTICULAR FF SETS WHENEVER
 A PULSE OCCURS ON THE LINE TO
 WHICH IT IS CONNECTED.

THE TEST BOARD ALSO CONTAINS
 A 16-BIT DATA BUFFER. THIS
 BUFFER MAY BE LOADED/READ ETC.
 UNDER PROGRAM CONTROL. THIS
 BUFFER IS ALSO USED FOR DCH
 OPERATIONS. IT SHOULD BE NOTED THAT
 IN NEW MODE, ANY LOAD DATA BUFFER
 PROCEDURE, ACTUALLY LOADS THE
 EXCLUSIVE OR OF THE OUTPUT DATA
 AND THE DATA PREVIOUSLY STORED IN THE BUFFER.

A 15 BIT DCH ADDRESS BUFFER
 IS USED TO DIRECT DCH REQUESTS
 TO ANY LOCATION IN/OUT OF MEMORY.

.EOT

01
 02
 03
 04
 05
 06
 07
 08
 09
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60