

TEXT LISTING

068-000272-05

PROGRAM

ECLIPSE MULTI-PROGRAMMING
RELIABILITY (SHORT)

TEXT TAPE

097-000272-05

ABSTRACT

THE ECLIPSE MULTI-PROGRAMMING RELIABILITY TEST (SHORT) CONSISTS OF A SERIES OF TESTS AND A SUPERVISOR PROGRAM (THE DIAGNOSTIC LINKER). THIS VERSION INCLUDES THOSE TESTS THAT APPLY TO THE CPU, MEMORY, FLOATING POINT AND THE MPMU.

```

0001 .MAIN      AOS ASSEMBLER REV 02.02      09:47:59 09/28/78
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33

```

```

*****
; NAME: EMORTS.TX      PART NUMBER: 097-000272
; DESCRIPTION: ECLIPSE MULTI-PROGRAMMING RELIABILITY
; SHORT VERSION
; REVISION HISTORY:
;   REV.      DATE
;   04      09/01/77
;   05      10/06/78
; COPYRIGHT © DATA GENERAL CORPORATION, 1975, 1976, 1977, 1978
; ALL RIGHTS RESERVED.
*****

```

```

00002 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33

```

```

PATCH=0
FILE FOR EMORTV2 CPU TESTS ONLY
SHORT=1
ERCOR=0
ERCF=1
CHRS=0
ADR=0
EIS=0
ARITH=0
EATS=0
FPPTS=0
LEFTS=0
CUMER=0
SCMITS=0
DCUTS=0
WCSTS=0
PDSK=1
MVDK=1
PZDK=1
MTTES=1
CATES=1
LPTTS=1
P_DSK=1
N_DSK=1
M_DSK=1
CYTES=1
SZDK=1
MATES=1
IOTST=0
PITTS=0
DUSR .MAPD=0
ZLOAD=0

```



```

10005      *MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42

OPERATING PROCEDURES
LOAD THE PROGRAM VIA THE BINARY LOADER
SET SWITCHES TO:
200 FOR AUTO SIZE AND GO
202 FOR MANUAL SELECT/DELETE
204 TO IGNORE MPRU
206 TO RESTART LAST SELECTED TESTS
NOTE: THE TEST MUST HAVE BEEN STARTED
AND RUN FOR A FEW SECONDS
BEFORE ADRS 206 MAY BE UTILIZED
PRESS START
PROCESSOR WILL TYPE:
ECLIPSE MULTI-PROG. REL. TEST XXX VERSIION
TOTAL #IK'S=XXX(DECIMAL) MPRU,MMPUI OR NO MAP
PROGRAM RUN LIST
PROG# DESCRIPTION
IF START WAS 200 (OR 206) THE LIST OF
PROGRAMS TO BE RUN CONCURRENTLY WILL
THEN BE LISTED AND THE TEST SYSTEM
WILL AUTO START
IF START WAS 202 LINKER WILL
PAUSE AT THE END OF EACH TEST
DESCRIPTION AND WAIT FOR KEYBOARD
INPUT. TYPING IN A SPACE WILL
ENABLE THAT TEST TO BE RUN.
TYPING IN ANY OTHER CHARACTER WILL
DELETE THAT TEST FROM BEING RUN
IF THE STARTING ADDRESS WAS 204 THE LINKER
WILL SIZE MEMORY WITHOUT UTILIZING
OR EVEN LOOKING FOR THE MAP OPTION
AND THEN PROCEED AS IN STARTING AT ADRS. 202
WITH THE MAP NONEXISTENT.
IF STARTED IN OUT (ADDRESS 210) AND "P"
IS TYPED THE TEST WILL BE STARTED AS IF
IT WAS STARTED AT 202.
OPTION SET UP
IF AN AUTOSTART ADDRESS WASN'T USED
THEN THE PROGRAM WILL PAUSE AFTER PRINTING
"ENTER OPTIONS,CR TO CONTINUE" AND ALLOW
KEY ENTRY OF SWITCH REG. OPTIONS. TYPE
A "CR" KEY TO START TESTS.

10006      *MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42

DUAL PORT DISK START UP PROCEDURE
PROGRAM LOAD EMONT(LONG OR PERIPHERAL)
INTO EACH CPU.
INSTALL APPROPRIATE ODD/EVEN CYLINDER
PATCHES INTO THE PROGRAM FOR EACH CPU.
(SEE PARAG. 4.10.6)
START ONE CPU AT 202 WHEN QUERRED
ABOUT TEST DELETIONS, START OTHER
CPU AT 202.
WHEN QUERRED ABOUT TEST DELETIONS
ON SECOND CPU ,ENTER ALL TEST
SELECTIONS ON BOTH CPU'S.
ENTER ANY SWREG OPTIONS. CARRIAGE
RETURN STARTS THE PROGRAM.
PATCH LIST
PRIMARY DEVICE CODE DISKS
LOCATION LABEL TEST ONE SYS OTHER SYS
PATCHE ND.3L+6 NOVA DISK 101232 101233
PATCHE PD.3L+6 16063/64 DISK 101232 101233
PATCHE MH.3L+6 MOVING HEAD 101232 101233
PATCHE ZB.3L+6 16060/61 DISK 101232 101233
LOCATION LABEL TEST ONE SYS OTHER SYS
PATCHE NX.3L+6 NOVA DISK 101232 101233
PATCHE PX.3L+6 16063/64 DISK 101232 101233
PATCHE MV.3L+6 MOVING HEAD 101232 101233
PATCHE ZS.3L+6 16060/61 DISK 101232 101233

```

```

:0007      *MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35

?4.11 DATA LATE RETRIES FOR DISK TESTS
?
? DUE TO IMPLEMENTATION OF DISK CONFIGURATIONS WHICH WILL
? RECEIVE DATA LATE STATUS ERRORS IN THEIR NORMAL COURSE
? OF OPERATION, IF THEY ARE SECONDARY PRIORITY ON THE DATA
? CHANNEL BUSS TO A DISK WHICH IS A FAST ACCESS TYPE, MULTI-
? PROGRAMMING DISK TESTS NOW ARE CODED TO RETRY UP TO 16 TIMES
? UPON DETECTION OF A DATA LATE ERROR. IF AFTER 16 RETRIES THE
? ERROR STILL CONTINUES, THE ERROR WILL BE REPORTED. ALL
? DATA LATE ERRORS WILL BE REPORTED AT SYSTEM STATUS REPORT
? TIME, I.E. WHEN A "7" IS TYPED ON THE CONSOLE.
?
?4.11.1 PATCHES TO DISABLE DATA LATE RETRIES
?
? THE FOLLOWING PATCHES SHOULD BE INSTALLED IN THE DISK
? TESTS WHICH LEGALLY SHOULDN'T RECEIVE ANY DATA LATE ERRORS.
? THIS WILL DISABLE THE RETRY FEATURE FOR THAT TEST.
?
?4.11.1.1 PRIMARY DEVICE CODE DISK TESTS
?
? LOCATION LABEL TEST WAS CHANGE TO
?
? PATCH=NDRTY ;NOVA DISK 1000 401
? PATCH=PD.SS-1 ;6063/64 DISK 403 401
? PATCH=NRHMI+8. ;MOVING HEAD 402 401
? PATCH=ZSRTY ;6060/61 DISK 402 401
?
?4.11.1.2 SECONDARY DEVICE CODE DISK TESTS
?
? LOCATION LABEL TEST WAS CHANGE TO
?
? PATCH=XRTY ;NOVA DISK 1000 401
? PATCH=PX.SS-1 ;6063/64 DISK 403 401
? PATCH=VRMI+8. ;MOVING HEAD 402 401
? PATCH=ZSRTY ;6060/61 DISK 402 401
?
:0008      *MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52

?5.
?
? ERROR DESCRIPTION
? MOST ERRORS DETECTED BY EITHER
? THE INDIVIDUAL TEST PROGRAMS OR
? BY THE DIAGNOSTIC LINKER WILL
? RESULT IN AN EXTENSIVE ERROR
? TYPEOUT. SOME SMALL NUMBER OF
? HIGHLY IMPROBABLE ERRORS MAY RESULT
? IN A PROGRAM HALT IF THEY ARE
? OF A NATURE THAT THE LINKER CANNOT
? RECOVER FROM AND LOGICALLY PROCEED,
? (I.E. INTERRUPT STACK OVENFLOWS)
?
?NOTE: AFTER 50 ERRORS HAVE BEEN DETECTED, THE
? TEST WILL INDICATE SUCH VIA TYPEOUT, THEN
? WAIT FOR A CR KEY FROM DEVICE ITI IF TYPEOUTS
? AREN'T DELETED(SMI=1)
?
?5.1
? ERROR TYPEOUTS INCLUDE
?
?5.1.1 PROGRAM # AND NAME AT TIME OF ERROR
?5.1.2 THE CURRENT CONTENT OF THE USER STACK
?
? IN UP TO 2 SETS OF 5 VARIABLES.
? EACH SET OF VARIABLES (1 STATE BLOCK) INCLUDE
? ACO TO AC3 AND THE PC WITH CARRY
?
?NOTE: THE 2 STATE BLOCKS TYPED ARE THE FIRST
? AND LAST 5 ENTRIES ON THE USER STACK.
? IF THERE ARE SEVEN ENTRIES ON THE STACK
? THESE STATE BLOCKS WILL OVERLAP AND FOR THIS
? REASON THE START ADRS OF EACH STATE BLOCK
? IS INCLUDED IN THE TYPEOUT
?
?5.1.3 LOGICAL SCRATCH AND DATA CHANNEL LIMITS
?5.1.4 MEMORY ALLOCATION TABLE
?
? PHYSICAL 1K PAGE# *LOGICAL ADDRESS
? *REL LOG. ADDR(IF RELOCATED)
?
?5.1.5 CONTINUATION INFORMATION IN GROUPS
? OF 3 MEMORY LOCATIONS PERTINENT TO
? THE INDIVIDUAL TEST THAT FAILED
?
?5.1.6 THE CPU TESTS THAT RELOCATE/REMAP WILL INCLUDE
? IN THEIR ERROR TYPEOUTS:
? ST.LA START/ERROR (RES.)
? XXXXXX YYYYYY ZZZZZZ
?
? ST.LA THE LOGICAL START OF THE RELOCATED TEST LOOP
? XXXXXX (I.E. THE LAST LCALL SETUL)
?
? START THIS NUMBER INDICATES WHERE THE RESIDENT COPY
? YYYYYY OF THE TEST LOOP MAY BE FOUND IN THE LISTING
?
? ERROR THIS NUMBER INDICATES WHERE IN THE RESIDENT
? COPY OF THE LISTING THE ERROR CALL MAY BE FOUND
? (FOR SOME VALIDITY TRAP ERRORS THIS NUMBER
? MAY NOT APPEAR TO BE VALID.)
?

```

```

10009          ,MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
;5.1.7 FLOATING POINT AC'S
;
; ALL CPU TESTS WHICH MAKE USE OF THE FLOATING
; POINT WILL IN THEIR ERROR OUTPUT INCLUDE THE CURENT
; STATE OF THE FPSR AND FPAC0 THRU FPAC3 IN THE FOLLOWING
; FORMAT:
; FPSR = SSSSSS SSSSSS
; FPAC0-3
; 0 15 16 31 32 47 48 63
; XXXXX XXXXX XXXXX XXXXX
; YYYYY YYYYY YYYYY YYYYY
; ZZZZZ ZZZZZ ZZZZZ ZZZZZ
; GGGGGG GGGGGG GGGGGG GGGGGG
; WHERE XXXXX = FPAC0
; YYYYY = FPAC1
; ZZZZZ = FPAC2
; GGGGGG = FPAC3
;
;5.1.8 RELOCATED CODE ERROR
;
; UPON DETECTION OF AN ERROR BY A RELOCATED TEST
; THE RELOCATED CODE IS COMPARED TO THE ORIGINAL
; COPY. IF A DIFFERENCE IS FOUND THE FOLLOWING
; INFORMATION IS TYPED:
; RELOCATED CODE ERROR
; EXPECTED ACTUAL ADDR=E ADDR=A
; XXXX YYYYY GGGGG ZZZZ
;
; WHERE,
; XXXXX IS THE ORIGINAL WORD
; YYYYY IS THE RELOCATED WORD
; GGGGG IS THE ADDRESS OF ORIGINAL
; ZZZZZ IS THE ADDRESS OF RELOCATED WORD
;
; WHEN THIS OCCURS THE ERROR WAS
; PROBABLY CAUSED BY THE MODIFICATION OF THE
; RELOCATED CODE.
;
;5.2
;
; ERROR ANALYSIS
; DUE TO THE INTERACTIVE NATURE OF
; THE TESTS INVOLVED, A SERIES OF
; ERROR TYPEOUTS WILL PROBABLY BE
; REQUIRED FOR ANALYSIS BEFORE A
; PROBLEM WILL BE ISOLATED.
; A RESTART AT 202 AND DELETION OF ALL
; BUT THE TEST THAT ORIGINALLY
; FAILED MAY HELP TO ISOLATE
; INTERACTIVE PROBLEMS AS FOLLOWS:
;
; IF THE TEST RUNS BY ITSELF THE PROBLEM
; IS INTERACTIVE-RE-ENABLE ONE OTHER TEST AT
; A TIME TO DETERMINE WHICH ONE IS THE PROBLEM.
; IF THE TEST DOES NOT RUN BY ITSELF
; RESORT TO SIMILAR BUT LOWER LEVEL TESTS
; FOR ISOLATION
;
; PERTINENT MEMORY LOC'S TYPED
; CHECKERBOARD RAN
;
;5.3.1
;
; THE AC'S AT ERROR WILL INDICATE:
; GOOD DATA= BAD DATA=LOGICAL ADDRESS
;
; IN ADDITION THE FOLLOWING LOCATIONS ARE TYPED:
; CB.TK TEST COUNTER
; 0 GENERATE CHECKERBOARD
; 1 DISTURB PASS
; 2 CHECK PATTERN
; 3 CHECKSUM THE # OF -1'S IN PATTERN
; CB.LC STARTING LOGICAL ADDRESS OF "BEGIN"
; CB.SE AC3 AT ERROR CALL

```

```

10011 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49

;5.3.2 EIS/TKI TEST
; THE AC'S WILL BE TYPED AS THEY WERE AT THE
; TIME OF ERROR DETECTION
;
; IN ADDITION THE FOLLOWING LOCATIONS ARE TYPED:
; E1.TK SEE DISCUSSION OF TEST FOR THE
; SEQUENCE BEING EXECUTED
;
; E1.LO LOW LIMIT OF SCRATCH AREA AFTER IT WAS
; REMAPPED FOR EXECUTION
;
; E1.LA LOGICAL START OF TEST AFTER REMAP
; (SEE DISCUSSION OF ST.LA,ETC AT PARA.5.1.6)
;
;5.3.3 ARITHMETIC TEST
;
; THE AC'S WILL BE TYPED AS THEY WERE AT THE
; TIME OF ERROR DETECTION
;
; IN ADDITION THE FOLLOWING LOCATIONS ARE TYPED:
; AT.LC STARTING ADDRESS OF ARITH IN SCRATCH
; AT.LO LOW LIMIT OF SCRATCH AREA AFTER IT IS
; REMAPPED FOR EXECUTION
;
; AT.LA AT.LC IN RELATION TO AT.LO
; (LOGICAL START OF ARITH AFTER REMAPPING)
;
; THE LAST THREE RANDOM NUMBERS GENERATED
; (SEE DISCUSSION OF ST.LA,ETC AT PARA.5.1.6)
;
;5.3.4 ADDRESS TEST
;
; THE AC'S 0 1 AND 2 WILL
; BE TYPED AS THEY
; WERE AT THE TIME OF ERROR
;
; ACO WILL CONTAIN THE ADDRESS THAT COMPARE WILL
; STOP AT (AC0$AC2$COMPARE IS TOP TO BOTTOM)
;
; AC1 WILL CONTAIN THE DATA FOUND TO BE INCORRECT
;
; AC2 WILL CONTAIN THE ADDRESS OR COMPLIMENT
; OF THE ADDRESS THAT FAILED
;
; AC3 WILL CONTAIN THE CURRENT RANDOM OFFSET
;
; IN ADDITION THE FOLLOWING LOC.'S WILL BE TYPED:
; A.TSK TEST COUNTER
;
; 0 ADRS. TO ADRS LOADED LOW TO HIGH
; 1 COM. ADRS. TO ADRS LOW TO HIGH
; 2 COM. ADRS. TO ADRS LOADED HIGH TO LOW
; 3 COM. ADRS. TO ADRS LOADED HIGH TO LOW
; 4 COM. ADRS. TO ADRS LOADED HIGH TO LOW
; 5 COM. ADRS. TO ADRS LOADED LOW TO HIGH
; 6 COM. ADRS. TO ADRS LOADED LOW TO HIGH
; 7 COM. ADRS. TO ADRS LOADED LOW TO HIGH
; 8 COM. ADRS. TO ADRS LOADED LOW TO HIGH
; 9 COM. ADRS. TO ADRS LOADED LOW TO HIGH
; 10 ADRS TO ADRS LOADED LOW TO HIGH
; 11 ADRS TO ADRS LOADED LOW TO HIGH
; 12 ADRS TO ADRS LOADED LOW TO HIGH
; 13 ADRS TO ADRS LOADED LOW TO HIGH
; 14 ADRS TO ADRS LOADED LOW TO HIGH
; 15 ADRS TO ADRS LOADED LOW TO HIGH
; 16 ADRS TO ADRS LOADED LOW TO HIGH
; 17 ADRS TO ADRS LOADED LOW TO HIGH
; 18 ADRS TO ADRS LOADED LOW TO HIGH
; 19 ADRS TO ADRS LOADED LOW TO HIGH
; 20 ADRS TO ADRS LOADED LOW TO HIGH
; 21 ADRS TO ADRS LOADED LOW TO HIGH
; 22 ADRS TO ADRS LOADED LOW TO HIGH
; 23 ADRS TO ADRS LOADED LOW TO HIGH
; 24 ADRS TO ADRS LOADED LOW TO HIGH
; 25 ADRS TO ADRS LOADED LOW TO HIGH
; 26 ADRS TO ADRS LOADED LOW TO HIGH
; 27 ADRS TO ADRS LOADED LOW TO HIGH
; 28 ADRS TO ADRS LOADED LOW TO HIGH
; 29 ADRS TO ADRS LOADED LOW TO HIGH
; 30 ADRS TO ADRS LOADED LOW TO HIGH
; 31 ADRS TO ADRS LOADED LOW TO HIGH
; 32 ADRS TO ADRS LOADED LOW TO HIGH
; 33 ADRS TO ADRS LOADED LOW TO HIGH
; 34 ADRS TO ADRS LOADED LOW TO HIGH
; 35 ADRS TO ADRS LOADED LOW TO HIGH
; 36 ADRS TO ADRS LOADED LOW TO HIGH
; 37 ADRS TO ADRS LOADED LOW TO HIGH
; 38 ADRS TO ADRS LOADED LOW TO HIGH
; 39 ADRS TO ADRS LOADED LOW TO HIGH
; 40 ADRS TO ADRS LOADED LOW TO HIGH
; 41 ADRS TO ADRS LOADED LOW TO HIGH
; 42 ADRS TO ADRS LOADED LOW TO HIGH
; 43 ADRS TO ADRS LOADED LOW TO HIGH
; 44 ADRS TO ADRS LOADED LOW TO HIGH
; 45 ADRS TO ADRS LOADED LOW TO HIGH
; 46 ADRS TO ADRS LOADED LOW TO HIGH
; 47 ADRS TO ADRS LOADED LOW TO HIGH
; 48 ADRS TO ADRS LOADED LOW TO HIGH
; 49 ADRS TO ADRS LOADED LOW TO HIGH

;5.3.5 EXTENDED ADDRESSING TEST TEST
;
; THE AC'S WILL BE TYPED AS THEY WERE AT THE
; TIME OF ERROR DETECTION
;
; IN ADDITION THE FOLLOWING LOCATIONS ARE TYPED:
; LA.LC START ADRS. OF TEST
;
; LA.LO LOW LIMIT OF SCRATCH AREA AFTER IT WAS
; REMAPPED FOR EXECUTION
;
; LA.LA LOGICAL START OF TEST AFTER REMAP
; (SEE DISCUSSION OF ST.LA,ETC AT PARA.5.1.6)
;
;5.3.6 FLT PT TEST
;
; THE AC'S WILL BE TYPED AS THEY WERE AT THE
; TIME OF ERROR DETECTION
;
; IN ADDITION THE FOLLOWING LOCATIONS ARE TYPED:
; FP.LC START ADRS. OF FLT. PT. TEST
;
; FP.LO LOW LIMIT OF SCRATCH AREA AFTER IT WAS
; REMAPPED FOR EXECUTION
;
; FP.LA LOGICAL START OF TEST AFTER REMAP
; (SEE DISCUSSION OF ST.LA,ETC AT PARA.5.1.6)
;
;5.3.7 LEF/ERROR TEST
;
; THE AC'S WILL BE TYPED AS THEY WERE AT THE
; TIME OF ERROR DETECTION
;
; IN ADDITION THE FOLLOWING LOCATIONS ARE TYPED:
; LF.LC START ADRS. OF TEST
;
; LF.LO LOW LIMIT OF SCRATCH AREA AFTER IT WAS
; REMAPPED FOR EXECUTION
;
; LF.LA LOGICAL START OF TEST AFTER REMAP
; (SEE DISCUSSION OF ST.LA,ETC AT PARA.5.1.6)
;

```

10012 .MAIN

```

10013 *MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
;5.3.8 SC MEMORY TEST
;
; THIS IS AN ISZ/DSZ TEST FOR SC-MEMORIES.
;
; THE AC'S AT ERROR WILL INDICATE:
; ACTUAL-EXPECTED-LOGICAL ADDRESS
;
; IN ADDITION THE FOLLOWING LOCATIONS ARE TYPED:
; MM,TK ERROR NUMBER:
; 0 PATTERN STORING ERROR(SHD BE -1)
; 1 LOCATION NOT -1 BEFORE DOING ISZ
; 2 ISZ DIDN'T SKIP
; 3 LOCATION NOT EQUAL TO 0 AFTER ISZ
; 4 DSZ SKIP ERROR
; 5 DSZ TEST-LOCATION NOT -1 AFTER DSZ
; 6 SAME AS 1, EXCEPT TESTING IN REV DIRECTION
; 7 SAME AS 2, EXCEPT " " " "
; 8 SAME AS 3, EXCEPT " " " "
; MM,SE INSTRUCTION ADDRESS FOLLOWING ERROR CALL
; LOCATION ADDRESS OF FAILING LOCATION(LOGICAL)
;
;5.3.9 DCU TEST
;
; THIS IS AN ARITHMETIC TEST PERFORMED BY THE
; DCU-SU USING THE DATA CHANNEL.
;
; THE AC'S AT THE TIME OF ERROR DETECTION WILL
; BE TYPED.
; IN ADDITION THE FOLLOWING DATA IS TYPED:
; RANDOM DATA AC0,AC1,AC2
; DCLPK LOGICAL START OF LOOP
; DCLER LOGICAL ERROR ADDR
; DC-LA LOGICAL START OF TEST
; DC-LP LISTING START OF TEST
; ERROR LISTING ADDR OF ERROR
;
;5.3.10 MCS TEST
;
; THE AC'S WILL BE TYPED AS THEY WERE AT THE TIME
; OF ERROR DETECTION.
;
; IN ADDITION THE FOLLOWING LOCATIONS ARE TYPED:
; WS,LC STARTING ADDRESS OF MCS TEST IN SCRATCH
; WS,LU LOW LIMIT OF SCRATCH AREA AFTER IT IS
; REMAPPED FOR EXECUTION.
; WS,LA WS-LC IN RELATION TO WS,LU
; (LOGICAL START OF MCS TEST AFTER REMAPPING)
; THE LAST THREE NUMBERS GENERATED
; (SEE DISCUSSION OF ST,LA,ETC. AT PARAGRAPH 5.1.6)
;
;5.3.11 COMMERCIAL INSTRUCTION TEST
;
; THE AC'S WILL BE TYPED AS THEY WERE AT THE
; TIME OF ERROR DETECTION
;
; IN ADDITION THE FOLLOWING LOCATIONS ARE TYPED:
; CM,LC START ADDR OF TEST(RELOCATED)
; CM,LU LOW LIMIT OF SCRATCH AREA AFTER IT
; WAS REMAPPED FOR EXECUTION
; CM,LA LOGICAL START OF TEST AFTER REMAP
; (SEE DISCUSSION OF ST,LA,ETC. AT PARA. 5.1.6)

```

```

10014 *MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
;5.3.10 MCS TEST
;
; THE AC'S WILL BE TYPED AS THEY WERE AT THE TIME
; OF ERROR DETECTION.
;
; IN ADDITION THE FOLLOWING LOCATIONS ARE TYPED:
; WS,LC STARTING ADDRESS OF MCS TEST IN SCRATCH
; WS,LU LOW LIMIT OF SCRATCH AREA AFTER IT IS
; REMAPPED FOR EXECUTION.
; WS,LA WS-LC IN RELATION TO WS,LU
; (LOGICAL START OF MCS TEST AFTER REMAPPING)
; THE LAST THREE NUMBERS GENERATED
; (SEE DISCUSSION OF ST,LA,ETC. AT PARAGRAPH 5.1.6)
;
;5.3.11 COMMERCIAL INSTRUCTION TEST
;
; THE AC'S WILL BE TYPED AS THEY WERE AT THE
; TIME OF ERROR DETECTION
;
; IN ADDITION THE FOLLOWING LOCATIONS ARE TYPED:
; CM,LC START ADDR OF TEST(RELOCATED)
; CM,LU LOW LIMIT OF SCRATCH AREA AFTER IT
; WAS REMAPPED FOR EXECUTION
; CM,LA LOGICAL START OF TEST AFTER REMAP
; (SEE DISCUSSION OF ST,LA,ETC. AT PARA. 5.1.6)

```



```
10015  *MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32

15.3.19 PROGRAMMABLE INTERVAL TIMER
;
; IF THE RTC AND PIT ARE RUN TOGETHER, THE PIT WILL MONITOR
; AND UPDATE THE RTC IF ANY DIFFERENCE EXISTS. IF A DIFFERENCE
; OF MORE THAN 3 SECONDS IS FOUND IN ANY ONE MINUTE INTERVAL,
; THE FOLLOWING ERROR MESSAGE WILL BE PRINTED:
;   RTC AND PIT OUT OF SYNC XX SECONDS
; IF EITHER THE RTC OR THE PIT ARE DISABLED, THEN THE PIT TEST
; WILL GENERATE NO ERROR MESSAGES
;
15.3.20 I/O TESTER TEST
;
; THE AC'S WILL BE TYPED AS THEY WERE AT THE TIME
; OF ERROR DETECTION.
;
; IN ADDITION THE FOLLOWING LOCATIONS ARE TYPED:
; IO.OC COMMAND BEING PERFORMED
; IO.B4 # OF BLK'S READ/Written
; SERR BK # IN ERROR
; ERDST LOGICAL ADDR. OF LOC CONTAINING BAD DATA
; IOCST BEGINNING DCH ADDRESS
;
; NOTE: IF THE OPERATION BEING PERFORMED WAS A
; WRITE ( BIT 1 OF IO.OC = 0) AND IF
; A) AC2 IS WITHIN SCRLO/HI LIMITS
; THEN ERROR IS DUE TO CHECK OF OUTPUT
; BUFFER AREA AFTER A WRITE COMMAND.
; B) AC2 IS NOT WITHIN SCRLO/HT LIMITS
; THEN ERROR IS AN XOR RESULT ERROR.
;

10016  *MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32

15.4 SPECIAL CASE ERROR TYPEOUTS
;
15.4.1 POWER FAIL INTERRUPT
; UPON DETECTION OF A POWER FAIL INTERRUPT
; THE LOGICAL ADHS. OF THE P.C. AT INTERRUPT
; WILL BE SAVED.
; IF AUTO-RESTART IS ENABLED OR THE POWER
; FAIL WAS ONLY MOMENTARY, THE TEST WILL RE-
; START AS IN A START AT 206 AFTER TYPING
; POWER FAIL @XXXXXX (WHERE XXXXX IS THE PC AT INTR.)
;
15.4.2 DATA CHANNEL PROTECT ERROR
; IF BIT 0 OF THE MMPH DIC STATUS
; REGISTER IS EVER DETECTED TO BE A 1,
; THE TEST WILL ATTEMPT TO ACCUMULATE
; AN INDICATION OF THE FREQUENCY OF THE
; ERRORS.
; PROG # INDICATES THE TEST BEING EXECU-
; TED WHEN THE DCH ERRORS WERE
; DETECTED. (MAY BE ANY TEST
; AS DCH'S OCCUR IN THE BACKGROUND)
; U ERRS INDICATES THE NUMBER OF ERRORS
; THAT COULD BE DETERMINED TO OCCUR
; WITH THE MMPU IN "USER MODE"
; S ERRS INDICATES THE NUMBER OF ERRORS THAT
; COULD BE DETERMINED TO OCCUR
; WITH THE MMPU IN "SUPERVISOR MODE"
; NOTE: IT IS PROBABLY SAFE TO ASSUME THAT THE
; PERIPHERAL THAT IS THE RECIPIENT OF THESE
; DCH ERRORS WILL INTERJECT A FEW DATA
; ERROR TYPEOUTS OF IT'S OWN.
;
```


10019 *MAIN

```
01 ?
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?
26 ?
27 ?
28 ?
29 ?
30 ?
31 ?
32 ?
33 ?
34 ?
35 ?
36 ?
37 ?
38 ?
39 ?
```

15.4.6 ERROR CORRECTION INTERRUPTS
IF ERCC IS ENABLED, THE TYPE OUTS THAT
OCCUR WILL MORE LOGICALLY BE DUE TO
ERROR CORRECTION INTERRUPTS THAN
TO DATA FAILURES DETECTED BY
ANY OF THE GOOD/RAD COMPARES
AGAIN, THE INITIAL TYPEOUT WILL CONSIST
OF THE FOUR AC'S:
AC0= DATA WORD AFTER CORRECTION
IF OLD MAP(MMPU):
AC1= DIR FROM EKCC OPTION
BITS 0 TO 4 ARE CORRECTION CODE
BIT 15 INDICATES LOWER 64K IF=0
UPPER 64K IF=1
AC2= PHYSICAL ADDRESS OF THE ERROR
(WITHIN 64K INDICATED)
IF NEW MAP(MMPU):
AC1= DIR FROM ERCC
BITS 0-4 ARE CORRECTION CODE
BITS 13-15 ARE THE COMPLEMENT
OF HIGH ORDER PHYS ADDR BITS
AC2= DIA FROM ERCC
BITS 0-3 ARE COMPLEMENT OF PHYS
ADDR BITS XP2,PA1-3
BITS 12-15 ARE THE COMPLEMENT
OF PHYS ADDR BITS PA12-15
AC3= ADDRESS(PC) OF THE INTERRUPT
(REFER TO LISTING)
THE CORRECTION CODE IS RIGHT JUSTIFIED
AND TYPED
THE TOTAL NUMBER OF ERROR CORRECTION
INTERRUPTS THAT OCCURED DURING THE LAST
TEST LOOP ARE TYPED

10020 *MAIN

```
01 ?
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?
26 ?
27 ?
28 ?
29 ?
30 ?
31 ?
32 ?
33 ?
34 ?
35 ?
36 ?
37 ?
38 ?
39 ?
40 ?
41 ?
42 ?
43 ?
44 ?
45 ?
46 ?
```

FOR CONVENIENCE THE FOLLOWING TABLE
IS INCLUDED TO HELP DETERMINE WHICH BIT
IS FAILING IN AN ERROK CORRECTION MEMORY
BIT
COR.CODE NO ERROR
CHECK BIT 4
CHECK BIT 3
DATA BIT 0
CHECK BIT 2
DATA BIT 1
MULTIPLE BIT
DATA BIT 3
CHECK BIT 1
DATA BIT 4
ALL 21 BITS WERE=1
DATA BIT 6
DATA BIT 7
DATA BIT 8
DATA BIT 9
MULT. BITS FAILED
CHECK BIT 0
DATA BIT 11
DATA BIT 12
DATA BIT 13
DATA BIT 14
ALL 21 BITS READ AS 0'S
DATA BIT 2
DATA BIT 10
MULTIPLE BIT'S
MULTIPLE BITS
DATA BIT 5
MULTIPLE BITS
DATA BIT 15
MULTIPLE BITS
SAME
SAME
THE DATA TYPED BY THE ERROR CORRECTION
TYPEOUT IS AFTER CORRECTION HAS OCCURED.
THEREFORE, FOR THE BIT TO HAVE FAILED,
IT WOULD HAVE BEEN READ AS THE COMPLIMENT
OF HOW IT APPEARS IN THE TYPEOUT
NOTE THAT ALL SINGLE BIT ERROR CODES
INDICATE A CORRECTION BIT FAILED

```

10017 *MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
10018 *MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
15.4.3 ILLEGAL SUPERVISOR CALL
THERE ARE SEVERAL CASES OF ILLEGAL SUPER-CALL'S
1.) IF THE LOCATION INDICATED IS 00001
THEN THE PROGRAM DETECTED THAT FOR SOME REASON
LOCATION 00000 WAS EXECUTED. THE ILLEGAL
SUPERCALL WAS FORCED BY THE ERROR HANDLER
TO INDICATE WHICH TEST WAS EXECUTING AT THE
TIME OF ERROR AND ITS ASSOCIATED INFORMATION.
2.) IF OTHER THAN LOCATION 00001 THEN
THE SUPERCALL HANDLER WAS ENTERED AND UPON
CHECKING THE LOCATION FOLLOWING THE SUPER-
CALL THERE WASN'T A VALID "JSR @XXXX".
THIS COULD HAPPEN IN SEVERAL WAYS:
A.) THE PROGRAM COULD HAVE JUMPED INTO
A DATA AREA WHICH CONTAINED A WORD
RECOGNIZED AS A SUPERCALL. IN THIS
CASE AC3 OF THE SECOND ENTRY OF THE
STACK USUALLY ISN'T 177510(SYC 3,3).
B.) THE JSR @XXXX WORD WAS OVER WRITTEN
BY ANOTHER TEST.
C.) THE 177510(SYC 3,3) OR THE JSR @XXXX
WAS IN A BAD MEMORY AREA CAUSING THE
WORDS TO DROP OR ADD BITS.
D.) THE JSR @XXXX WAS IN A DIFFERENT MAP
PAGE WHOSE CONTENTS ISN'T CORRECT.
E.) SOME OTHER REASON ?
IN ANY CASE THE FOLLOWING INFORMATION IS TYPED:
THE STACK SHOULD CONTAIN TWO BLOCKS.
THE FIRST IS PUSHED BY THE ILLEGAL CALL.
(IF SYC 3,3 THEN HEADER IS CORRECT)
THE SECOND IS BUILT BY THE ILLEGAL CALL
HANDLER AND INCLUDES THE FOLLOWING INFO.
AC0 ILLEGAL CALL IN LOC XXXX
AC3 CONTENTS OF LOC XXXX-1
(SHOULD = SYC 3,3 OR 177510)
15.4.4 ERROR TRAP
AN I/O WRITE, DEFER OR VALIDITY TRAP
OCCURRED THAT WAS NOT FORCED BY ANY TEST
AND DID NOT = A READS 0 INSTRUCTION
THE STATE BLOCK TYPED IS THAT PUSHED AS A
RESULT OF THE TRAP
IN ADDITION THE FOLLOWING ARE TYPED:
DIA MAP CONTENTS OF THE MAP STATUS "A"
(DUSER-LEF=WP,ETC.)
D008 THE LAST BLOCK ALWAYS MAPPED FEATURE
IS UTILIZED TO RETRIEVE THE INSTR.
THAT TRAPPED.
15.4.4.1 OLD MAP DESCRIPTION
D1C MAP STATUS "C" AS FOLLOWS
BIT 0 DCH PROTECT
BIT 1 SINGLE REFERENCE TRAP
BIT 2 WRITE PROTECT TRAP
BIT 3 VALIDITY PROTECT TRAP
BIT 4 DEFER VIOLATION
BIT 5 I/O PROTECT
BIT 6 USER A/B
BIT 7 P.C. UNDEFINED
BITS 9-15 (377=VALIDITY PROTECT)
15.4.4.2 NEW MAP DESCRIPTION
DIA MAP STATUS AS FOLLOWS
BIT 1 EXT. FAULT
BIT 2 I/O PROTECT TRAP
BIT 3 WRITE PROTECT TRAP
BIT 4 DEFER PROTECT TRAP
BIT 5 SINGLE REF. TRAP
BIT 6-8 FORMAT BITS
BIT 9 LEF MODE
BIT 10 I/O PROTECT ENABLE
BIT 11 WRITE PROTECT ENABLE
BIT 12 DEFER PROTECT ENABLE
BIT 13 A/B USER SEL.
BIT 14 DCH ENABLE
BIT 15 USER MODE
D1C MAP STATUS "C" AS FOLLOWS
BIT 0 WRITE PROTECT BIT
BIT 1-3 FORMAT BITS
BIT 5 EXT PAGE
BITS 6-15 PHYSICAL BLK #
(1777=VALIDITY PROTECT)
15.4.5 INTERRUPT WAIT ELAPSED
THE PERIPHERAL DEVICE ASSOCIATED WITH THE
PROG. NUMBER TYPED HAS NOT RESPONDED WITH
A PROGRAM INTERRUPT FOR AN EXTENDED
PERIOD OF TIME. THE 2ND NUMBER TYPED
SHOULD POINT AT THE INTERRUPT HANDLER
FOR THE DEVICE THAT FAILED

```

```

10019 *MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46

: 5.4.5 ERROR CORRECTION INTERRUPTS
: IF ECC IS ENABLED THE TYPE OUTS THAT
: OCCUR WILL MORE LOGICALLY BE ONE TO
: ERROR CORRECTION INTERRUPTS THAN
: TO DATA FAILURES DETECTED BY
: ANY OF THE GOOD/RAD COMPARES
: AGAIN, THE INITIAL TYPEOUT WILL CONSIST
: OF THE FOUR AC'S:
: AC0= DATA WORD AFTER CORRECTION
:
: IF OLD MAP(MMPU):
:
: AC1= DIR FROM ERCC OPTION
: BITS 0 TO 4 ARE CORRECTION CODE
: BIT 15 INDICATES LOWER 64K IF=0
: UPPER 64K IF=1
: AC2= PHYSICAL ADDRESS OF THE ERROR
: (WITHIN 64K INDICATED)
:
: IF NEW MAP(MMPU):
:
: AC1= DIR FROM ERCC
: BITS 0-4 ARE CORRECTION CODE
: BITS 13-15 ARE THE COMPLEMENT
: OF HIGH ORDER PHYS ADDR BITS
: AC2= DIR FROM ERCC
: BITS 0-3 ARE COMPLEMENT OF PHYS
: ADDR BITS XPA2*PA1-3
: BITS 12-15 ARE THE COMPLEMENT
: OF PHYS ADDR BITS PA12-15
:
: AC3= ADDRESS(PC) OF THE INTERRUPT
: (REFER TO LISTING)
: THE CORRECTION CODE IS RIGHT JUSTIFIED
: AND TYPED
: THE TOTAL NUMBER OF ERROR CORRECTION
: INTERRUPTS THAT OCCURRED DURING THE LAST
: TEST LOOP ARE TYPED
:
: FOR CONVENIENCE THE FOLLOWING TABLE
: IS INCLUDED TO HELP DETERMINE WHICH BIT
: IS FAILING IN AN ERROR CORRECTION MEMORY
: BIT
: COR.CODE NO.ERROR
: 0 CHECK BIT 4
: 1 CHECK BIT 3
: 2 DATA BIT 0
: 3 CHECK BIT 2
: 4 DATA BIT 1
: 5 MULTIPLE BIT
: 6 DATA BIT 3
: 7 CHECK BIT 1
: 8 DATA BIT 4
: 9 ALL 21 BITS WERE=1
: 10 DATA BIT 6
: 11 DATA BIT 7
: 12 DATA BIT 8
: 13 DATA BIT 9
: 14 MULT. BITS FAILED
: 15 CHECK BIT 0
: 16 DATA BIT 11
: 17 DATA BIT 12
: 18 DATA BIT 13
: 19 DATA BIT 14
: 20 ALL 21 BITS READ AS 0'S
: 21 MULTIPLE BIT'S
: 22 DATA BIT 10
: 23 MULTIPLE BITS
: 24 DATA BIT 5
: 25 MULTIPLE BITS
: 26 DATA BIT 15
: 27 MULTIPLE BITS
: 28 SAME
: 29 SAME
: 30
: 31
: 32
: 33
: 34
: 35
: 36
: 37
: 38
: 39
: 40
: 41
: 42
: 43
: 44
: 45
: 46
:
: THE DATA TYPED BY THE ERROR CORRECTION
: TYPEOUT IS AFTER CORRECTION HAS OCCURED.
: THEREFORE, FOR THE BIT TO HAVE FAILED,
: IT WOULD HAVE BEEN READ AS THE COMPLIMENT
: OF HOW IT APPEARS IN THE TYPEOUT
:
: NOTE THAT ALL SINGLE BIT ERROR CODES
: INDICATE A CORRECTION BIT FAILED

```

```
10021 *MAIN
```

```
01 ?
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?
26 ?
27 ?
28 ?
29 ?
30 ?
31 ?
32 ?
33 ?
34 ?
35 ?
36 ?
37 ?
38 ?
39 ?
40 ?
41 ?
42 ?
43 ?
44 ?
45 ?
46 ?
47 ?

;6.2
PROGRAM INITIALIZE
;THE DIAGNOSTIC LINKER INITIALIZES ITSELF
;AND INDIVIDUAL TESTS IN THE FOLLOWING
;SEQUENCE:
1. SYSTEM IS RESET, MAP OPTION IS
DETERMINED TO EXIST OR NOT EXIST
AND SWITCHES ARE SET UP
ACCORDINGLY
2. ANY OTHER NECESSARY CONSTANTS
ARE INITIALIZED
(MEM ALLOCATION TABLES)
3. INTERRUPT VECTOR TABLES ARE SET UP TO
PROCESS UNEXPECTED DEVICE INTERRUPTS
4. MEMORY IS SIZED IN 1K INCREMENTS
FROM 0 TO 128K AND BUILDS AN 8 WORD
BIT MAP OF EXISTING CONTIGUOUS
MEMORY (256K-16 WORDS FOR MMPUL).
5. THE EXIST MAP IS MOVED TO THE
AVAILABLE MAP AND EACH BIT
CORRESPONDING TO 1K OF UTILIZED
MEMORY IS REMOVED FROM THE MAP
SO THAT IT WILL NOT BE ASSIGNED
AS A SCRATCH AREA TO ANY TEST.
(INCLUDES PROGRAM STORAGE, MEMORY ALLOC.,
TABLES, INTERRUPT MASKS AND STACK AREA AND
THE LAST 1K OF MEMORY TO PRESERVE THE
BINARY LOADER)
6. EACH TEST IS ENTERED IN SEQUENCE AT ITS
INIT. ENTRY POINT. OPTION TESTS DETERMINE
IF THE DEVICE THEY ARE ASSOC. WITH EXISTS
OR NOT AND PASS INTERRUPT SERVICE PARAM'S
TO THE LINKER.
(DEVS#, MASK AND INTERRUPT SERVICE
ADDRESS)
7. LINKER THEN TYPES THE SYSTEM SIZE
INFORMATION ALONG WITH THE PROGRAM
RUN LIST AND WILL ALLOW THE OPERATOR
TO SELECT OR DELETE SPECIFIC TESTS
AND ENTER KEY OPTIONS
IF START WAS 00202 OR 204.
8. AFTER STARTING, THOSE TESTS THAT HAVE
"SIZE" THEIR SUBSYSTEM FOR SPECIFIC
PARAMETERS TYPE AN INDICATION OF THE PARAMETERS
THEY DETERMINED TO EXIST (SEE THE
INDIVIDUAL DISK TEST DESCRIPTIONS.)
```

```
10022 *MAIN
```

```
01 ?
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?
26 ?
27 ?
28 ?

;6.3
PROGRAM RUN
ONCE THE LINKER HAS COMPLETED ALL
INITIALIZATION THE FOLLOWING SERIES
OF OPERATIONS IS LOOPED THROUGH
1. LINKER RANDOMLY SELECTS ONE OF
THE INDIVIDUAL TESTS UNTIL IT
FINDS ONE THAT IS NOT WAITING
FOR INTERRUPT (WAIT IS BIT 0 OF
THE THIRD WORD IN TEST-I) AND THAT
THE NEXT RANDOM NUMBER FALLS WITHIN
ITS ENTER LIMITS
2. IF THE MAP OPTION EXISTS, ALL LOGICAL PAGES
EXCEPT PAGE 0 ARE ACCESS PROTECTED WITH
THE PHYSICAL AREA OF THE SELECTED TEST
MAPPED TO ITSELF AND ANY ASSIGNED
SCRATCH AREA MAPPED TO START AT 1K
ABOVE THE TEST, MEMORY LOCATIONS SCRLO
AND SCRHI (SCRATCH LOW AND HIGH) ARE
SET TO INDICATE THE LIMITS OF
THE SCRATCH AREA AVAILABLE TO THE TEST.
3. DATA CHANNEL LIMITS (DCHLO AND DCHHI)
ARE CALCULATED AND ENTERED
4. THE SELECTED TEST IS ENTERED AT
ITS SPECIFIED EXECUTE ENTRY POINT
```

```

10023 *MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46

;6.4 INDIVIDUAL TEST DESCRIPTIONS
;
;6.4.1 ERROR CORRECTION
;
; THE ERROR CORRECTION OPTION IN MULTIPROGRAMMING
; NORMALLY ENABLES ERROR CORRECTION IN MODE 3 (CORRECT
; AND INTERRUPT). IF AN ERROR CORRECTION INTERRUPT OCCURS THIS
; TEST SAVES ALL INFORMATION AVAILABLE PERTAINING TO THE FIRST
; ERROR FOR LATER TYPEOUT. BETWEEN THE TIME OF THE ERROR CORRECTION
; INTERRUPT AND COMPLETION OF THE TYPEOUT ERROR CORRECTION IS
; RE-ENABLED IN "MODE 3". HOWEVER, UNTIL THE TYPEOUT IS COMPLETED,
; ERROR CORRECTION INTERRUPTS ARE ONLY COUNTED
; NOTE: THE TYPEOUT DOES NOT OCCUR IMMEDIATELY AT THE TIME
; OF INTERRUPT, IT IS INITIATED AFTER
; COMPLETION OF THE CURRENT PASS OF THE TEST THAT
; WAS RUNNING WHEN THE INTERRUPT OCCURRED. ALSO,
; IF THE ADDRESS OF THE ERROR WAS OUTSIDE OF THE
; SCRATCH AND RESIDENT AREAS OF THE TEST THAT WAS
; RUNNING, ONE SHOULD SUSPECT THAT THE ERROR
; COULD HAVE OCCURRED DURING A DATA CHANNEL.
;
;6.4.2 CHECKERBOARD RAN
;
; THIS MEMORY CHECKER BOARD TEST IS A SUBSET OF OTHER MEMORY
; CHECKERBOARDS. A COMPLETE TEST OF AN AVAILABLE SCRATCH
; AREA IS COMPRISED OF THE FOLLOWING SEQUENCE:
;
;CB.TK=0
; REQUEST 1 TO 32K OF SCRATCH, RANDOMLY RE-
; LOCATE THE EXECUTE PORTION OF CHECKERBOARD
; INTO SCRATCH AND GENERATE THE CHECKERBOARD
; PATTERN
;
;CB.TK=1
; DISTURB PASS-COMPLIMENT A SINGLE BIT IN EACH
; OF THE FIRST 16 WORDS OF SCRATCH, SHUFFLE THESE
; WORDS 16 TIMES SUCH THAT THEY END UP IN THEIR
; ORIGINAL POSITION, RE-COMPLIMENT THE SINGLE
; BIT IN EACH WORD-PROCEED WITH EACH GROUP OF
; 16 WORDS UNTIL ALL MEMORY HAS BEEN EXERCISED.
;
;CB.TK=2
; CHECK PASS-COMPARE EACH WORD IN SCRATCH WITH
; THE PATTERN EXPECTED
;
;CB.TK=3
; FAST CHECKSUM MEMORY TO ENSURE THAT ALL DATA
; IS INTACT (RETURNS TO CHECK PASS IF CHECK-
; SUM DOES NOT AGREE.)
;
10024 *MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46

;6.4.3 EIS/MHI TEST
;
; THE MULTIPROGRAMMING EXTENDED INSTRUCTION SET - MEMORY
; REFERENCE INSTRUCTION TEST IS ESSENTIALLY ANOTHER MEMORY
; CHECKERBOARD EXERCISER. THIS TEST, HOWEVER, INCLUDES 19
; BIT PATTERNS FOR ERROR CORRECTION MEMORY'S AND UTILIZES
; BYTE, BIT AND RLM INSTRUCTIONS TO EXERCISE THE MEM-
; ORY. A COMPLETE PASS OF THE EIS/MHI TEST INCLUDES ALL
; OF THE FOLLOWING:
;
;EI.TK=0
; ASSIGN SCRATCH (1 TO 32K), RANDOMLY RE-
; LOCATE EXECUTABLE CODE INTO THE SCRATCH AREA,
; GENERATE CHECKERBOARD PATTERN.(1 OF 4 RANDOM
; SELECTED IF ERROR CORRECTION)
;
;EI.TK=1
; VERIFY THAT THE SCRATCH AREA CONTAINS THE
; CORRECT CHECKERBOARD PATTERN
;
;EI.TK=2
; RANDOMLY SELECT GROUPS OF 16 WORDS COMPLIMENT
; A SINGLE BIT IN EACH WORD, SHUFFLE 16 WORDS
; 16 TIMES, RECOMPLIMENT THE SINGLE BIT IN
; EACH WORD.
;
;EI.TK=3
; (SEE EI.TK=1) COMPARE
;
;EI.TK=4
; SELECT RANDOM X DRIVERS, COMPLIMENT A
; SINGLE BIT ON EACH OF 16 DRIVERS (EVERY 64TH WORD)
; WORD) RLM ALL OF THE PATTERN AREA BACK TO ITSELF,
; RECOMPLIMENT BITS
;
;EI.TK=5
; RLM THE PATTERN AREA TO ITSELF
;
;EI.TK=6-7=10
; (SEE EI.TK=1) COMPARE
;
;EI.TK=11
; BYTE TEST - LDB - COMPLIMENT
;
;EI.TK=12
; STB LDB - RE-COMPLIMENT - STB EACH
; (COMPARE AGAIN)
;
;EI.TK=13
; GENERATE COMPLIMENT WORST CASE PATTERN
;
;EI.TK=14
; (SEE EI.TK=1) COMPARE
;
;EI.TK=15
; (SEE EI.TK=2) BIT TEST
;
;EI.TK=17
; (SEE EI.TK=3) COMPARE
;
;EI.TK=20
; (SEE EI.TK=4) DRIVERS
;
;EI.TK=21
; (SEE EI.TK=5) COMPARE
;
;EI.TK=22,23,23
; (SEE EI.TK=6,7,10) RLM'S
;
;EI.TK=25
; (SEE EI.TK=11) COMPARE
;
;EI.TK=26
; (SEE EI.TK=12) BYTE'S
;
;EI.TK=27
; (SEE EI.TK=13) COMPARE

```

```

10025 *MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50

;6.4.4 ARITHMETIC TEST
;
;THE MULTIPROGRAMMING RELIABILITY ARITHMETIC TEST WAS
;DERIVED FROM THE STAND ALONE ARITHMETIC TEST. THIS TEST
;REQUIRES 2K OF SCRATCH FOR EXECUTION. THE EXECUTE PORT-
;ION OF THE TEST IS RANDOMLY RELOCATED WITHIN AVAILBLE
;SCRATCH. IF THE SYSTEM IS WAPPED, (HAS AN IMPRV) THE
;SCRATCH AREA IS RANDOMLY REMAPPED TO SOME OTHER LOGICAL AD-
;RESS FOR EXECUTION. AT THE END OF EACH EXECUTION PASS SCRATCH
;AREA IS RANDOMLY RELEASED OR HELD. IF HELD, THE NEXT TIME
;AGAIN BE RANDOMLY RELOCATED WITHIN SCRATCH FOR EXECUTION.

;6.4.5 ADDRESS TEST
;
;THE MULTIPROGRAMMING ADDRESS TEST GENERATES A VARIETY OF
;4 ADDRESS AND COMPLIMENT ADDRESS PATTERNS IN AVAILBLE
;SCRATCH. THE TEST SEQ FOLLOWS:
;
;A.TSK=0
;SELECT A SCRATCH AREA TO WORK IN, MOVE THE
;EXECUTE PORTION OF THE ADDRESS TEST TO
;EITHER THE HIGH OR LOW END OF SCRATCH
;GENERATE THE ADDRESS TO ADDRESS PAT-
;TERN IN THE UPWARD (LOW SCRATCH TO HIGH
;SCRATCH) DIRECTION, THE PATTERN IS GEN-
;ERATED IN TWO STEPS. FIRST A RANDOM # OF
;WORDS (OFFSET A.AUS) IS FILLED VIA A BAM
; (ADRS(AC2))+1(AC0) TO ADRS(AC3) THE
;REST OF SCRATCH IS FILLED VIA A SECOND BAM
; (ADRS (AC2))+1(OFFSET+1(AC0) TO ADRS AC3.
;
;VERIFY THAT EACH SCRATCH LOCATION CONTAINS
;ITS OWN LOGICAL ADDRESS.
;
;PATTERN GENERATION IS PERFORMED AS IN
;A.TSK=0 EXCEPT THAT THE 2 BAM'S FILL EACH
;SCRATCH LOCATION WITH THE 1'S COMPLIMENT OF
;ITS LOGICAL ADDRESS.
;
;VERIFY THAT EACH LOCATION CONTAINS THE 1'S
;COMPLIMENT OF ITS LOGICAL ADDRESS.
;
;EACH SCRATCH LOCATION IS AGAIN FILLED WITH
;ITS OWN LOGICAL ADDRESS. HOWEVER, THE PATTERN IS
;GENERATED IN THE DOWNWARD DIRECTION (HIGH SCRATCH
;TO LOW SCRATCH) TWO STEPS ARE TAKEN. A RANDOM
;# OF WORDS EQUAL TO OFFSET (A.AUS) ARE FILLED
;WITH THEIR LOGICAL ADRS. THE REST OF SCRATCH IS
;THEN FILLED VIA AN ELDA AC2+OFFSET, OFFSET IS
;SUBTRACTED AND THE AN STH INTO THE LOWER
;LOCATION,
;
;(SEE A.TSK=1)
;
;GENERATION IS AS A.TSK=4 EXCEPT EACH LOCATION
;IS FILLED WITH THE 1'S COMPLIMENT OF ITS
;LOGICAL ADDRESS
;
;(SEE A.TSK=3)
;
;THE PATTERN GENERATION OF A.TSK=0 IS RERUN
;
;(SEE A.TSK=1)

```



```

10027 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
;
;6.4.6 EXTENDED ADDRESSING TEST
;THE EXTENDED ADDRESSING TEST
;VERIFIES THE CORRECT OPERATION OF THE DOUBLE LENGTH
;INSTRUCTIONS, THE IMMEDIATE MODE DOUBLE LENGTH,
;DISP, CLM, MSP, HLV AND BFE.
;SCRATCH AREA IS TREATED AS IN THE EIS/WRI TEST
;WITH TEST EXECUTION SIMILAR TO THE ARITH, FLT PT.
;AND LEFTERROR TESTS
;6.4.7 FLOATING POINT TEST
;
;THE MULTIPROGRAMMING FLOATING POINT TEST IS SIMILAR IN OP-
;ERATION TO THE ARITHMETIC TEST. THE FPU TEST DATA BUFFER IS
;LOCATED RANDOMLY WITHIN 32 WORDS IN THE CENTER OF THE EX-
;ECUTE PORTION OF THE FLT PT TEST. THE FLT. PT. NUMBERS PRO-
;CESSED BY THIS TEST ARE FIXED (NOT RANDOM) AND CAN BE FOUND
;SPECIFIED ON THE LISTING FOR EACH TEST.
;
;6.4.8 LEFTERROR TEST
;
;THE LEF MODE - ERROR TEST IN MULTIPROGRAMMING RELIABILITY IS
;ONLY RUN IF AN MMPU EXISTS. THE LEF PORTION OF THIS TEST VERIFIES
;THAT THE LEF ENABLE ON THE MMPU FUNCTIONS IN ALL ADDRESSING
;MODES. THE ERROR PORTION OF THE TEST VERIFIES THAT THE WRITE, I/O
;DEFER AND VALIDITY PROTECT FEATURES OF THE MMPU FUNCTION
;CORRECTLY. SCRATCH AND EXECUTION ARE TREATED AS IN ARITH-
;METIC TEST.
;
;6.4.9 COMMERCIAL INSTRUCTION TEST
;
;UPON ENTERING FOR INITIALIZATION THIS TEST DOES A TRIAL
;INSTRUCTION TO DETERMINE IF THE COMMERCIAL OPTION AND
;THE FLOATING POINT OPTION ARE INSTALLED TOGETHER.
;UPON ENTERING FOR EXECUTION THE TEST TRIES TO ACQUIRE
;CHK OF SCRATCH. IF OBTAINED THE TEST MODULE IS
;MOVED UP INTO SCRATCH LEAVING THE AREA ABOVE AND
;BELOW THE TEST AS DATA SCRATCH BUFFERS.
;THE SIX INSTRUCTIONS TESTED ARE: ELDR, ESTR, CMV, CMP
;CTR, AND CMT.
;THE EXTENDED LOAD BYTE, STORE BYTE INSTRUCTIONS ARE
;TESTED TOGETHER. A RANDOM BYTE ADDRESS IS GENERATED IN
;EITHER THE HIGH OR THE LOW SCRATCH BUFFER. A RANDOM
;NUMBER (16 BITS) IS THEN STORED INTO MEMORY LOCATION
;CONTAINING THAT BYTE. BITS 8-15 OF THIS RANDOM NUMBER
;IS AGAIN STORED INTO THAT BYTE ADDRESS BY THE ESTB INSTR.
;THESE TWO ADJACENT BYTES OF THE SAME WORD ARE THEN LOADED
;ONE AT A TIME BY THE ELDB INSTRUCTION BACK INTO THE ACCUM.
;THE RANDOM NUMBER IS HENCE RECONSTRUCTED AND COMPARED WITH
;THE ORIGINAL FOR ERROR. THIS EXERCISE CHECKS THAT THE ELDR,
;ESTB INSTRUCTIONS DO NOT DISTURB THE ADJACENT BYTES.
;ALL FOUR ADDRESSING MODES ARE TESTED SEPARATELY.
;THE CMV, CMP, CTR, AND CMT INSTRUCTIONS ALL DEAL
;WITH STRINGS OF BYTES FROM A SOURCE TO A DESTINATION
;FIELD. THE SIZES OF THE LOW AND HIGH BUFFER ARE COMPARED
;AND THE SMALLER BUFFER IS SELECTED AS THE SOURCE
;BUFFER WHILE THE LARGER IS THE DESTINATION. THE SOURCE
;BUFFER IS FILLED WITH RANDOM DATA AT THE START OF THE
;TEST IN ORDER TO MINIMIZE THE USE OF THE RANDOM DATA
;GENERATOR. THE CMV AND CMP INSTRUCTIONS ARE EXERCISED TOGETHER.
;THE CTR AND CMT INSTR. ARE EXERCISED SEPARATELY
;AND THEIR TRANSLATION TABLE IS LOCATED RANDOMLY IN THE SOURCE
;BUFFER. SINCE THE CTR INSTRUCTION REQUIRES A TRANSLATION TBL
;OF 128 WORDS, A SCHEME IS SETUP WHICH DIVIDES THE
;LARGER BUFFER INTO TWO HALVES IF THE SMALLER BUFFER
;SIZE IS LESS THAN 256 WORDS. IN THIS CASE, THE LOWER HALF IS
;CHOSEN AS THE SOURCE AND THE UPPER HALF AS THE DESTINATION
;BUFFER.
;THE LDI, STI, LDIX, LSN AND FINI INSTRUCTIONS HANDLE THE
;CONVERSION OF INTEGERS AND FLOATING POINT NUMBERS.
;A RANDOM NUMBER IS FLOATED FROM MEMORY INTO FPACO,
;THE EXPONENT OF WHICH IS THEN RANDOMIZED. FPACO IS
;INTEGERIZED (BY FINI) AND STORED (BY STI) AS AN
;INTEGER 16 BYTES LONG. THIS INTEGER IS THEN LOADED BY
;LDI INTO FPACI, AND COMPARED WITH FPACO FOR ERROR.
;THE SAME INTEGER IS ALSO TESTED BY THE LSN INSTRUCTION
;AND THE RETURNED CODE IN AC1 IS EXAMINED FOR ERROR.
;A SIMILAR APPROACH IS USED IN TESTING THE LDIX, STIX
;INSTRUCTIONS. ALL EIGHT FORMATS OF INTEGERS (TYPES 0-7)
;ARE TESTED SEPARATELY.
;THE EDIT INSTRUCTION IS USED TO CONVERT INTEGERS
;FROM ONE FORMAT TO THE OTHER. THREE TESTS ARE
;WRITTEN IN WHICH ALL EDIT OP CODES ARE EXERCISED.

```

```

10029  *MAIN
01      ;6.4.10 DCU TEST
02      ;
03      ;THE MULTI-PROGRAMMING DCU TEST RUNS
04      ;AN ARITHMETIC TEST VIA THE DATA CHANNEL INTO
05      ;THE HOST MEMORY.
06      ;THE DCU INTERRUPTS THE HOST CPU WHEN EITHER IT
07      ;COMPLETES THE TEST OR UPON DETECTING AN ERROR.
08      ;
09      ;THIS TEST WILL AUTO-SIZE FOR THE EXISTANCE OF THE DCU AT
10      ;DEVICE CODE 64. IF OTHER DEVICE CODES ARE TO BE USED,
11      ;PATCH THEM INTO LOCATION DCUDV. IF NOT FOUND THE TEST
12      ;WILL BE AUTOMATICALLY DELETED.
13      ;6.4.11 SC MEMORY TEST
14      ;
15      ;THIS MEMORY TEST DOES A READ/MODIFY/WRITE TO THE AVAILABLE
16      ;SCRATCH AREA USING THE "ISZ AND DSZ" INSTRUCTION.
17      ;THE ISZ/DSZ TEST IS MOVED TO SCRATCH STARTING AT SCRLO
18      ;AND TESTED AREA STARTS AT FIRST LOCATION
19      ;ABOVE THE TEST. TEST IS BROKEN INTO THE
20      ;FOLLOWING CHECKS:
21      ;
22      ; MM,TK= 0      WRITE INTO EACH MEMORY LOCATION A MINUS
23      ;ONE STARTING AT END OF TEST AND ENDING AT
24      ;SCRHI VERIFYING EACH GOT THERE.
25      ;
26      ; MM,TK= 1      READ A LOCATION BEFORE DOING THE ISZ
27      ;TO VERIFY IT HASN'T BEEN DISTURBED.
28      ;
29      ; MM,TK= 2      ISZ DIDN'T SKIP
30      ;
31      ; MM,TK= 3      LOCATION NOT 0 AFTER ISZ
32      ;
33      ; MM,TK= 4      DSZ SKIPPED=ERROR
34      ;
35      ; MM,TK= 5      DSZ TST- LOCATION NOT =1 AFTER DSZ
36      ;
37      ; MM,TK= 6      SAME AS 1, EXCEPT TESTING IN THE REVERSE
38      ;DIRECTION
39      ;
40      ; MM,TK= 7      SAME AS 2, EXCEPT TESTING IN THE REVERSE
41      ;DIRECTION.
42      ;
43      ; MM,TK= 10     SAME AS 3, EXCEPT TESTING IN THE REVERSE
44      ;DIRECTION.
45      ;
10030  *MAIN
01      ;6.4.12 WCS TEST
02      ;
03      ;THE WCS TEST IS DIVIDED INTO THREE MAIN
04      ;AREAS WHICH ARE DESCRIBED BELOW.
05      ;
06      ;6.4.12.1      DEC1/DEC2 TEST
07      ;
08      ;A DEC1 IS PERFORMED TO A RANDOM LOCATION
09      ;IN WCS, FROM THERE A DEC2 IS PERFORMED
10      ;TO ANOTHER RANDOM LOCATION IN WCS AND THEN
11      ;AN EXIT OCCURS. THE LAST THREE RANDOM
12      ;NUMBERS ARE USED AS FOLLOWS:
13      ;
14      ; AC0      BITS 8-15 = DEC1 ADDRESS IN WCS (0-377)
15      ; AC1      BITS 8-15 = DEC2 ADDRESS IN WCS (0-377)
16      ; AC2      BITS 12-15 = ENTRY # (0-17)
17      ;
18      ;6.4.12.2      ALU TEST
19      ;
20      ;THE ALU TEST IS A GROUP OF MICRO-INSTRUCTIONS
21      ;WHICH ARE LOADED WITH A RANDOM STARTING LOCATION
22      ;IN WCS AND WHICH EXERCISE ALL THE ALU FUNCTIONS
23      ;ALONG WITH FUNCTIONS IN THE FOLLOWING FIELDS:
24      ;A=PORT,A=INPUT,B=PORT,SHIFT,LOAD, AND CARRY.
25      ;
26      ;THE THREE RANDOM #'S IN AC0,AC1,AC2 ARE USED AS
27      ;OPERANDS AND THE RESULTS FROM EXECUTION
28      ;OF THE WCS SEQUENCE ARE COMPARED WITH SIMULATED
29      ;RESULTS.
30      ;
31      ;THE LAST THREE RANDOM NUMBERS ARE USED AS FOLLOWS:
32      ; AC0      BITS 8-15      =FIRST ADDRESS IN WCS(0-377)
33      ; AC1      BITS 12-15     =ENTRY # (0-17)
34      ; AC0      =OPERAND 1
35      ; AC1      =OPERAND 2
36      ; AC2      =OPERAND 3
37      ;
38      ;6.4.12.3      MEMORY TEST
39      ;
40      ;THE WCS MEMORY TEST PRIMARILY EXERCISES THE
41      ;MA AND MBUS FIELDS.
42      ;
43      ;THE TEST SEQUENCE IN WCS GENERATES TWO
44      ;NEW WORDS DEPENDENT UPON THE
45      ;ORIGINAL RANDOM NUMBER IN TWO WORK LOCATIONS.
46      ;THE MAIN PROGRAM SIMULATES THE PROCEDURE AND
47      ;COMPARES THE ACTUAL WITH THE EXPECTED RESULTS.
48      ;
49      ;THE LAST THREE RANDOM NUMBERS ARE USED AS FOLLOWS:
50      ; AC0      BITS 8-15      =FIRST ADDRESS IN WCS (0-377)
51      ; AC1      BITS 12-15     =ENTRY # (0-17)
52      ; AC0      =ORIGINAL MRO
53      ; AC1      =ORIGINAL MRO
54      ; AC1      =ORIGINAL MRO
55      ;

```



```

10033  .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56

?7.0 ODT EDITOR
?7.1 REQUESTING THE ODT EDITOR
? TO ENTER THE ODT TYPE A CONTROL 0 ON
? THE TTY. THIS CAN BE DONE AT ANY POINT IN THE
? PROGRAM.
?7.2 ON ENTERING THE ODT A CARRIAGE RETURN, LINE FEED
? AND AN @ IS TYPED ON THE TTY.
?7.3 CONVENTIONS AND SYMBOLS IN COMMAND LINES
?-----
? CR PRESSING THE RETURN KEY IS REPRESENTED BY CR .
? LF PRESSING THE LINE FEED KEY IS REPRESENTED BY LF .
? ? PRESSING AN ILLEGAL KEY CAUSES THE ODT TO RESPOND WITH
? A ?
? ^ PRESSING THE EUP-ARROW KEY IS REPRESENTED BY ^ .
? @ ODT IS READY AND AT YOUR SERVICE.
?7.4 COMMAND STRUCTURE
?-----
? AN ODT COMMAND HAS THE GENERAL FORMAT:
? (ARGUMENT) [COMMAND]
? ARGUMENT MAY BE ONE OF THE FOLLOWING:
? ADR AN OCTAL ADDRESS OR AN EXPRESSION OF THE FORM:
? X+X+X...
? WHERE EACH X IS AN OCTAL INTEGER, SEPARATED
? FROM THE FOLLOWING X BY EITHER +(PLUS)
? OR -(MINUS). LEADING ZEROS NEED NOT BE TYPED.
? N AN OCTAL INTEGER.
? A COMMAND IS A SINGLE TELETYPE CHARACTER
? CHARACTERS USED TO OPEN/CLOSE LOCATIONS INCLUDE:
? "/" "CR" "LF" "^^"
? CHARACTERS USED TO ENTER/EXIT ODT INCLUDE:
? "^0" (CTRL 0) "R" "P"
? CHARACTERS USED TO MODIFY CURRENT ARGUMENTS ARE:
? "RUBOUT" "q" "w" AND THE INTEGERS 0 TO 7
? THE CHARACTER "=" ALLOWS THE CURRENT ARGUMENT TO BE
? EXAMINED WITHOUT OPENING OR CLOSING THE CURRENT LOC.
? CHARACTERS USED TO MANIPULATE THE ECLIPSE MAP INCLUDE:
? "M" "A" "B" "U" "T" "E" "L"

```

```

10034  .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29

?7.5 COMMANDS TO OPEN A LOCATION
?-----
? THE MEMORY LOCATION TO BE OPENED IS TYPEDOUT.
? OPEN THE LOCATION AND PRINT ITS CONTENTS
? AND PRINT ITS CONTENTS.
?+ADR/ ADD ADR TO THE POINTER, OPEN THE LOCATION AND
? PRINT ITS CONTENTS.
?-ADR/ SUBTRACT ADR FROM THE POINTER, OPEN THE LOCATION AND
? PRINT ADR CONTENTS.
? CR CLOSE THE OPEN LOCATION WITH OR WITHOUT
? MODIFICATION OF ITS CONTENTS.
? LF CLOSE THE OPEN LOCATION WITH OR WITHOUT
? MODIFICATION OF ITS CONTENTS AND OPEN THE
? SUCCEEDING LOCATION.
? / CLOSE THE OPEN LOCATION WITHOUT MODIFYING
? ITS CONTENTS AND OPEN THE CELL POINTED
? BY ITS CONTENTS
?+ADR/ CLOSE THE OPEN LOCATION WITHOUT MODIFYING
? ITS CONTENTS AND OPEN THE LOCATION POINTED
? BY ITS CONTENTS+ADR
?-ADR/ CLOSE THE OPEN LOCATION WITHOUT MODIFYING ITS
? CONTENTS AND OPEN THE LOCATION POINTED BY
? ITS CONTENTS-ADR.
? ^ CLOSE THE CURRENT LOCATION AND OPEN "q"

```


10037 .MAIN

**00003 TOTAL ERRORS, 00002 FIRST PASS ERRORS

005A .MAIN

ADRTS 000000	2/07	11/28	26/01	
ARITH 000000	2/09	11/14	25/01	
CATES 000001	2/22	15/01	31/01	
CBMDS 000000	2/06	10/22	23/23	
COMER 000000	2/13	14/17	28/01	
CXTES 000001	2/27			
DCUTS 000000	2/15	3/01	5/05	13/22 29/01
EATS 000000	2/10	12/01	27/01	
EISTS 000000	2/08	11/01	24/01	
ERCCF 000001	2/05	4/43		
ERCOR 000000	2/04	19/01	23/04	
FPUTS 000000	2/11	12/13	27/09	
IOTST 000000	2/30	15/11	32/01	
LEFTS 000000	2/12	12/26	27/14	
LPTIS 000001	2/23	15/01	31/01	
MITES 000001	2/21	15/01	31/01	
MVDSK 000001	2/19	15/01	31/01	
MXDSK 000001	2/26			
MXTES 000001	2/29			
NYDSK 000001	2/18	15/01	31/01	
N.DSK 000001	2/25			
PATCH 000000	3/05			
PGDSK 000001	2/17	15/01	31/01	
PITTS 000000	2/31	15/01	31/02	
PZDSK 000001	2/20	15/01	31/01	
P.DSK 000001	2/24			
SCMTS 000000	2/14	13/01	29/13	
SHORT 000001	2/03			
SZDSK 000001	2/28			
WCSTS 000000	2/16	14/01	30/01	
ZLOAD 000000	2/33			