

**DataGeneral**

---

---

**TECHNICAL  
STATEMENT**

---

---

TEXT LISTING

068-000310-04

PROGRAM

WRITABLE CONTROL STORE  
DIAGNOSTIC, PART C

TEXT TAPE

097-000310-04

ABSTRACT

THIS PROGRAM IS 3 OF 4 DESIGNED TO VERIFY THE OPERATION OF THE WRITABLE CONTROL STORE OPTION (WCS).

THIS PROGRAM SHOULD NOT BE RUN UNTIL ALL THE C.P. AND I/O TEST PROGRAMS HAVE BEEN SUCCESSFULLY EXECUTED.

0001 WCSC MACRU REV 06.20 14:32:26 08/30/77 0002 WCSC  
01 01  
02  
03  
04  
05  
06  
07  
08  
09  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28

\*\*\*\*\*  
: NAME: WCSC.TX PART NUMBER: 097-000310  
: DESCRIPTION: WRITABLE CONTROL STORE DIAGNOSTIC, PART C  
: REVISION HISTORY:  
: REV. DATE  
: 00 06/06/75  
: 01 12/19/75  
: 02 04/02/76  
: 03 08/06/76  
: 04 09/02/77  
: COPYRIGHT (C) DATA GENERAL CORPORATION, 1975, 1976, 1977  
: ALL RIGHTS RESERVED.  
:\*\*\*\*\*

: TITLE WCSC  
: ECLIPSE WRITABLE CONTROL STORE TEST  
: PART 3



10005 WCSC

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58

```

4.0 ERROR DESCRIPTION

4.1 NORMAL

UPON THE DETECTION OF AN ERROR, THE CARRY, PC AND THE AC'S WILL BE PRINTED AND THEN THE PROGRAM WILL LOOP ON THE FAILING TEST. THE ADDRESS OF THE TEST FAILING IS CONTAINED IN LOCATION 201. CONSULT THE LISTING FOR A DETAILED TEST DESCRIPTION, AND SET THE DATA SWITCHES AS DESIRED.

4.2 ABNORMAL

THERE ARE SEVERAL TYPES OF UNEXPECTED FAILURES WHICH WILL CAUSE A PROGRAM HALT. THEY ARE AS FOLLOWS:

- UNEXPECTED INTERRUPT
- STACK OVERFLOW OR UNDERFLOW
- THE CAUSE OF ANY OF THESE FAILURES SHOULD BE CORRECTED BEFORE RESUMING TESTING.

PROGRAM DESCRIPTION

5.1 COMMON SUBROUTINE CALLS

THE DIAGNOSTIC IS COMPRISED OF A SERIES OF SHORT TESTS. BASICALLY, EACH TEST CONSISTS OF A SETUP PROCEDURE, ONE OR MORE EVALUATING CASES WITH ERROR CALLS, AND A LOOP CAPABILITY. EACH PARTICULAR TEST CASE IS DESCRIBED IN THE LISTING. THE COMMON ROUTINES FOR SETUP, ERROR CALLS (EHALT), AND LOOP (LOOP) ARE DESCRIBED HERE ALONG WITH OTHER COMMONLY USED ROUTINES.

5.2 TEST DESCRIPTION

THIS ROUTINE IS CALLED WHEN AN ERROR IS DETECTED. INITIALLY IT WILL CAUSE A PROGRAM HALT. IT WILL THEN PERFORM SPECIFIC FUNCTIONS AS SELECTED VIA THE SWITCH REGISTER.

LOOP

THIS ROUTINE IS CALLED AT THE END OF EACH TEST SEQUENCE. IT IS USED TO ITERATE THE SEQUENCE 10 TIMES IF NO ERROR HAS BEEN DETECTED. IF AN ERROR HAS BEEN DETECTED, IT IS USED TO MAINTAIN THE SCOPE LOOP AND INTERROGATE THE SWITCHES, ETC. THE USER STACK IS ALSO INITIALIZED.

10006 WCSC

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

```

ARL

LOAD EVERY LOCATION IN THE WCS RAM WITH THE MICRO-WORD THAT FOLLOWS THE CALL.

SRL

LOAD ONE LOCATION IN THE WCS RAM WITH THE MICRO-WORD WHICH FOLLOWS THE CALL. THE LAST ENTRY IN THE MICRO-ORDER STRING DENOTES THE ADDRESS INTO WHICH THE MICRO-WORD WILL BE LOADED.

E.G. SRL AR PC ACS A1 F0 L N S N N N JUMP 0 10 0 377

THE SPECIFIED MICRO-WORD FOLLOWING THE SRL CALL WOULD BE LOADED INTO LOCATION 377 OCTAL IN THE WCS RAM.

DC1A0

LOAD ALL DECODE 1 ADDRESSES=000.

DC1A1

LOAD ALL DECODE 1 ADDRESSES=377.

DC2A0

LOAD ALL DECODE 2 ADDRESSES=000.

DC2A1

LOAD ALL DECODE 2 ADDRESSES=377.

LSDC1

LOAD A SINGLE DEC1 RAM WITH A SPECIFIC ADDRESS. WORD1=WHICH DEC1 RAM LOCATION (0-17) WORD2=WHAT ADDRESS (0-377)

LSDC2

LOAD A SINGLE DEC2 RAM WITH A SPECIFIC ADDRESS. WORD1=WHICH DEC2 RAM LOCATION (0-17) WORD2=WHAT ADDRESS (0-377)

5.2 TEST DESCRIPTION

EACH TEST STARTS VIA A CALL SETUP TO INITIALIZE THE STATE OF THE C.P. AND TO LOAD ALL OF THE WCS RAM WITH A COMMON MICRO-WORD WHICH IF EXECUTED WOULD SIMPLY RETURN TO THE MAIN PROGRAM AT THE LOCATION SPECIFIED BY THE PC. THE AC'S ARE SET UP TO THEIR TEST VALUES, THE DEC1 AND DEC2 ADDRESSES ARE LOADED AS REQUIRED, AND A "TEST" MICRO-ROUTINE IS LOADED INTO THE WCS RAM. IN MOST CASES THIS "TEST" MICRO-ROUTINE STARTS AT LOCATION 0-AN XOP1 IS THEN EXECUTED TO ENTER WCS. THE "TEST" MICRO-ROUTINE IS EXECUTED AND WCS IS EXITED. THE PROGRAM THEN CHECKS FOR EXPECTED RESULTS.

5.3 ERROR ANALYSIS

0007	WCSC	0008	WCSC
01	WCS ENTRY ERROR	01	
02		02	
03		03	
04	IF A DEC1 ADDRESSING ERROR OCCURS WHILE ATTEMPTING TO	04	
05	ENTER WCS VIA AN XOP1 INSTRUCTION, THE PROGRAM WILL	05	
06	PROBABLY EXECUTE ONE MICRO-INSTRUCTION IN WCS RAM,	06	
07	AND RETURN TO THE LOCATION OF THE XOP1+1. THE PROGRAM	07	
08	MUST BE MICRO-INSTRUCTED STARTING AT THE XOP1	08	
09	INSTRUCTION TO TRACE THE FAILING FLOW.	09	
10		10	
11	WCS EXIT ERROR	11	
12		12	
13	IF AN ERROR OCCURS IN AN ATTEMPT TO EXIT WCS, THE TEST	13	
14	WOULD RETURN TO THE LOCATION SPECIFIED BY THE PC.	14	
15		15	
16		16	
17	EXPECTED RESULTS INCORRECT	17	
18		18	
19		19	
20	IF THE "TEST" MICRO-ROUTINE CAN BE EXECUTED IN WCS	20	
21	AND A SUCCESSFUL EXIT IS MADE BACK TO THE TEST PROGRAM,	21	
22	BUT THE RESULTS ARE INCORRECT, THE "TEST" MICRO-ROUTINE	22	
23	MUST BE CAREFULLY EXAMINED TO DETERMINE	23	
24	ITS PROPER EXECUTION.	24	
25		25	
26	THE FAILING SEQUENCE MAY BE SINGLE INSTRUCTED STARTING	26	
27	AT THE POINT PRECEDING THE XOP1 INSTRUCTION WHERE	27	
28	THE AC'S ETC. ARE INITIALIZED UP TO BUT NOT INCLUDING	28	
29	THE XOP1 INSTRUCTION. AT THE XOP1 INSTRUCTION, ONE MAY	29	
30	MICRO INSTRUCT THROUGH AT THE XOP1, AND INTO WCS. NOTE THAT	30	
31	THE PAGE BITS ON THE ROM ADDRESS LIGHTS WILL EQUAL 10	31	
32	WHEN ENTRY TO PAGE 2 WCS IS MADE. THE TEST MICRO-ROUTINE	32	
33	MAY THEN BE MICRO-INSTRUCTED.	33	
34		34	
35		35	
36		36	
37		37	
38		38	
39	5.4 MONITOR LOCATIONS	39	
40		40	
41	THE FOLLOWING LOCATIONS IN PAGE 0	41	
42	MAY BE MONITORED/EXAMINED TO PROVIDE	42	
43	ADDITIONAL INFORMATION.	43	
44		44	
45		45	
46	LOC 200 USED BY DTOS	46	
47	LOC 201 ADDRESS OF SETUP +1 OF	47	
48	LOC 202 LAST TEST ENTERED	48	
49	LOC 203 PROGRAM STARTING ADDRESS	49	
50	LOC 204 PROGRAM PASS COUNT	50	
51	LOC 205 ITERATION COUNT	51	
52	LOC 206 I/O TESTER SWITCH, 0=NO	52	
53		53	
54		54	
55		55	
56		56	
57		57	
58		58	
59		59	
60		60	

000001

16.0

IF THE SPECIFY ADDRESS INSTRUCTION IS TO BE FOLLOWED BY A LOAD DECODE ADDRESS INSTRUCTION, THE CONTENTS OF THE SPECIFIED AC ARE INTERPRETED AS FOLLOWS:

0-5 UNUSED

6-13 EIGHT-BIT ADDRESS SPECIFYING A LOCATION IN PAGE 2 OF THE CONTROL STORE TO BE LOADED BY THE FOLLOWING LOAD MICROCODE INSTRUCTION.

14-15 TWO-BIT SUBWORD SELECTOR SPECIFYING WHICH OF THE 56 BITS IN THE SPECIFIED LOCATION WILL BE LOADED BY THE FOLLOWING LOAD MICRO-CODE INSTRUCTION. SUBWORDS IN A MICROINSTRUCTION ARE NUMBERED AS FOLLOWS: SUBWORD 0 IS BITS 0-15; SUBWORD 1 IS BITS 16-31; SUBWORD 2 IS BITS 32-47; SUBWORD 3 IS BITS 48-55.

6.1 XOP1 INSTRUCTION

XOP1 ACS,ACD,ENTRY NUMBER

WHEN AN XOP1 INSTRUCTION IS LOADED INTO THE IR BY A LDIR OR NLDLR MICRO-ORDER, THE SUBSEQUENT PHANOM MICROINSTRUCTION HAS A DECI MICRO-ORDER IN ITS STATE CHANGE FIELD, AND SPECIAL HARDWARE FORCES THE SUCCEEDING MICROINSTRUCTION TO BE READ FROM PAGE 2 (THE CONTROL STORE RAM). SINCE DECI MAY YIELD A UNIQUE ADDRESS FOR EACH OF THE SIXTEEN POTENTIAL ENTRY NUMBERS IN AN XOP1 INSTRUCTION, EACH ENTRY NUMBER MAY SELECT THE BEGINNING OF A DIFFERENT MICROROUTINE IN THE CONTROL STORE RAM.

INFORMATION IS LOADED INTO WCS BY THREE I/O INSTRUCTIONS. THESE I/O INSTRUCTIONS MUST BE EXECUTED IN PAIRS. THE FIRST SPECIFIES WHERE INFORMATION IS TO BE STORED IN WCS. THE SECOND SENDS THE INFORMATION (A DECODE ADDRESS OR A PART OF A MICRO-INSTRUCTION) TO WCS.

6.2 SPECIFY ADDRESS

DOA AC,WCS

THE CONTENTS OF THE SPECIFIED AC ARE TRANSFERRED TO THE WCS ADDRESS REGISTER. THE FORMAT OF THE INFORMATION IN THE SPECIFIED AC IS DEPENDENT UPON WHETHER THE USER IS TRANSFERRING DECODE ADDRESSES OR MICROINSTRUCTIONS INTO WCS. IF THIS SPECIFY ADDRESS INSTRUCTION IS TO BE FOLLOWED BY A LOAD MICROCODE INSTRUCTION, THE CONTENTS OF THE SPECIFIED AC ARE INTERPRETED AS FOLLOWS:

BITS CONTENTS

0-5 UNUSED

6-13 EIGHT-BIT ADDRESS SPECIFYING A LOCATION IN PAGE 2 OF THE CONTROL STORE TO BE LOADED BY THE FOLLOWING LOAD MICROCODE INSTRUCTION.

14-15 TWO-BIT SUBWORD SELECTOR SPECIFYING WHICH OF THE 56 BITS IN THE SPECIFIED LOCATION WILL BE LOADED BY THE FOLLOWING LOAD MICRO-CODE INSTRUCTION. SUBWORDS IN A MICROINSTRUCTION ARE NUMBERED AS FOLLOWS: SUBWORD 0 IS BITS 0-15; SUBWORD 1 IS BITS 16-31; SUBWORD 2 IS BITS 32-47; SUBWORD 3 IS BITS 48-55.

IF THE SPECIFY ADDRESS INSTRUCTION IS TO BE FOLLOWED BY A LOAD DECODE ADDRESS INSTRUCTION, THE CONTENTS OF THE SPECIFIED AC ARE INTERPRETED AS FOLLOWS:

0009 WCSC

01 BIT(S) CONTENTS  
 02  
 03  
 04  
 05  
 06  
 07  
 08  
 09  
 10  
 11  
 12  
 13  
 14  
 15  
 16  
 17  
 18  
 19  
 20  
 21  
 22  
 23  
 24  
 25  
 26  
 27  
 28  
 29  
 30  
 31  
 32  
 33  
 34  
 35  
 36  
 37  
 38  
 39  
 40  
 41  
 42  
 43  
 44  
 45  
 46  
 47  
 48  
 49

UNSHED ENTRY NUMBER - FROM BITS 6-9 OF THE CORRESPONDING XOP1 INSTRUCTION.  
 DECODE NUMBER = 0 IF THE FOLLOWING LOAD DECODE ADDRESS INSTRUCTION SPECIFIES A DECODE 1 ADDRESS, 1 IF THE FOLLOWING LOAD DECODE ADDRESS INSTRUCTION SPECIFIES A DECODE 2 ADDRESS.

A SPECIFY ADDRESS INSTRUCTION STORES THE CONTENTS OF THE SPECIFIED AC IN THE WCS RAM-ADDRESS REGISTER UNTIL A SUBSEQUENT LOAD MICROCODE OR LOAD DECODE ADDRESS IS EXECUTED. THE CONTENTS OF THE AC REMAIN UNCHANGED.

6.3 LOAD MICROCODE

DOB AC,WCS

THE CONTENTS OF THE SPECIFIED AC ARE PLACED IN THE SUBWORD OF THE WCS CONTROL STORE RAM LOCATION SELECTED BY THE PREVIOUS SPECIFY ADDRESS INSTRUCTION. IF THE SPECIFY ADDRESS INSTRUCTION HAS SELECTED SUBWORD 3 (BITS 48-55) OF THE CONTROL STORE LOCATION, ONLY BITS 0-7 OF THE AC ARE STORED. THE CONTENTS OF THE AC REMAIN UNCHANGED.

6.4 LOAD DECODE ADDRESS

DOB AC,WCS

BITS 8-15 OF THE SPECIFIED AC ARE PLACED IN THE DECODE RAM IN THE WORD SPECIFIED BY THE PREVIOUS SPECIFY ADDRESS INSTRUCTION. THE CONTENTS OF THE AC REMAIN UNCHANGED.

IT IS IMPORTANT TO REMEMBER THAT WCS SOMETIMES FUNCTIONS AS AN I/O DEVICE AND SOMETIMES FUNCTIONS AS A PART OF THE CPU. FOR PURPOSES OF LOADING DECODE ADDRESSES AND MICROINSTRUCTIONS INTO WCS, IT IS AN I/O DEVICE (DEVICE SELECT CODE 01). WHEN CPU OPERATION IS DETERMINED BY DECODE ADDRESSES AND MICROINSTRUCTIONS ALREADY STORED IN WCS, IT IS AN INTEGRAL PART OF THE CPU'S CONTROL LOGIC.

10010 WCSC

01  
 02  
 03  
 04  
 05  
 06  
 07  
 08  
 09  
 10  
 11  
 12  
 13  
 14  
 15  
 16  
 17  
 18  
 19  
 20  
 21  
 22  
 23  
 24  
 25  
 26  
 27  
 28  
 29  
 30  
 31  
 32  
 33  
 34  
 35  
 36  
 37  
 38  
 39  
 40  
 41  
 42  
 43  
 44  
 45  
 46  
 47  
 48  
 49  
 50  
 51  
 52  
 53  
 54  
 55  
 56  
 57  
 58  
 59  
 60

RUM CONTROL WORD

THE 56 BIT RUM CONTROL WORD IS DIVIDED INTO THE FOLLOWING FIELDS.

DESCRIPTION	BITS
A INPUT	0-3
A REG	4-7
B REG	8-11
ALU	12-15
SHIFT	16-19
LOAD	20
CRY	21-22
MA	23
MBUS	24-25
RAND1	26-28
RAND2	29-31
STATE CHANGE	32-37
PAGE	38-39
TRUE ADDR.	40-47
FALSE ADDR.	48-55

MICRO-ORDERS

THE VARIOUS MICRO-ORDERS IN EACH CONTROL FIELD ARE DESCRIBED HERE.

A INPUT FIELD OF ROM WORD

AR=0 ;AREG<0-15> = A<0-15>  
 IRD=1 ;IR<3-4> = A<14-15>,0'S = A<0-13>  
 BIT=2 ;2(15-COUNT) = A<0-15>  
 TRP=3 ;TR10 = A10,IR<5-9> = A<11-15>,0'S = A<0-9> (1)  
 PL=5 ;PL ROM WORD ADDR. BY BREG<11-13> = A<0-15>  
 LBY=10 ;AREG<8-15> = A<8-15>,0'S = A<0-7>  
 IRY=11 ;IR<1-2> = A<14-15>,0'S = A<0-13>  
 Z=12 ;0'S = A<0-15>  
 CON=13 ;RBUF<40-47> = A<8-15>,0'S = A<0-7>  
 SEX=14 ;AREG<8-15> = A<8-15>,IR8'S = A<0-7>  
 CEN=16 ;RBUF<40-47> = A<8-15>,1'S = A<0-7>  
 UBY=17 ;AREG<0-7> = A<0-7>,0'S = A<8-15>

```

0011 WCSC
01      ; A REG/B REG FIELD OF ROM WORD
02      ACS=0 ;ACS
03      ADI=1 ;SELECT AC=ACD+1
04      ACD=2 ;ACD
05      GR3=4 ;GR SPECIFIED BY IR BITS 1-2.
06      GD1=5 ;GR SPECIFIED BY IR BITS 3-4,+1.
07      GR0=6 ;GR SPECIFIED BY IR BITS 3-4.
08      AC0=10 ;AC0
09      AC1=11 ;AC1
10      AC2=12 ;AC2
11      AC3=13 ;AC3
12      GR0=14 ;GR 0
13      GR1=15 ;GR 1
14      GR2=16 ;GR 2
15      GR3=17 ;(PC) GR 3
16      PC=17 ;(GR3)
17
18
19
20
21
22
23
24      ; ALU FIELD OF ROM WORD (2)
25      ;
26      ;
27      ;CIN=CARRY IN
28      ;C=COMPLEMENT
29      ;
30      ;
31      A=0 ;A+CIN
32      APB=1 ;A+B+CIN
33      AI=2 ;A+1
34      APCB=3 ;A+CB+CIN
35      AMI=4 ;A-1+CIN
36      APA=5 ;A+A+CIN
37      APB1=6 ;A+B+1
38      APB1=7 ;A+B+1
39      AMB=10 ;A-B
40      CA=11 ;CA
41      A0B=12 ;A OR B
42      AXB=15 ;A XOR B
43      ANB=14 ;A AND B
44      ANCB=15 ;A AND B
45      CANB=16 ;A AND B
46      ANBC=17 ;(A AND B)C
47
48      ; SHIFT FIELD OF ROM WORD (3)
49      F0=0 ;STRAIGHT,0-SHIFT0
50      F0=1 ;STRAIGHT,CARRY-SHIFT0
51      F1=2 ;STRAIGHT,ION-SHIFT0
52      F1=3 ;STRAIGHT,ALL 16 BITS
53      L0=4 ;LEFT,0-SHIFT15
54      L0=5 ;LEFT,LINK-SHIFT15
55      L0=6 ;LEFT,UBIT-SHIFT15
56      L0=7 ;LEFT,CRY ENAB-SHIFT15
57      R0=10 ;RIGHT,0-SHIFT0
58      RL=11 ;RIGHT,LINK-SHIFT0
59
60
0012 WCSC
01      RM=12 ;RIGHT,MULS CRY-SHIFT0
02      RC=13 ;RIGHT,CRY ENAB-SHIFT0
03      SW=14 ;SWAP BYTES
04
05      ; LOAD FIELD OF ROM WORD
06      L=1 ;SHIFT<0-15> = AREG<0-15> (4)
07
08      ; CARRY FIELD OF ROM WORD
09      N=0 ;NO EFFECT
10      SET=1 ;1 - CARRY
11      CLR=2 ;0 - CARRY
12      ALC=3 ;ENABLE ALC LOGIC
13
14      ; MA FIELD OF ROM WORD
15      S=1 ;ALU<1-15> = LA<1-15>,START MEMORY (5)
16      MBUS ;MBUS FIELD OF ROM WORD
17
18      ;
19      ;
20      ;
21      ;
22      ;
23      ;
24      ;
25      ;
26      ;
27      ;
28      ;
29      ;
30      ;
31      ;
32      ;
33      ;
34      ;
35      ;
36      ;
37      ;
38      ;
39      ;
40      ;
41      ;
42      ;
43      ;
44      ;
45      ;
46      ;
47      ;
48      ;
49      ;
50      ;
51      ;
52      ;
53      ;
54      ;
55      ;
56      ;
57      ;
58      ;
59      ;
60

```





```

10015 WCSC
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

I-0 TESTER DESCRIPTION
9.0
9.1 TEST BOARD COMMANDS
IURST - CLEAR THE TESTER
NIOC 0 - CLEAR THE TESTER(NEW MODE)
INTA - READ THE DATA BUFFER (NOT NEW MODE)
DIC - READ THE PULSE DETECTORS
DIB - READ THE DATA BUFFER
DIA - READ THE DCH ADDRESS BUFFER (NEW MODE)
DOA - LOAD THE DATA BUFFER
DOB - LOAD THE FUNCTION BUFFER
DOC - LOAD THE DATA AND DCH ADDRESS BUFFERS

9.2 FUNCTION REGISTER BIT ASSIGNMENTS
BIT 0 SET DCH SYNC
BIT 1 SET DCH MODE0
BIT 2 SET DCH MODE1
BIT 3 SET PI SYNC
BIT 4 BUSY (IF NOT NEW MODE)
BIT 5 DONE (IF NOT NEW MODE)
BIT 6 NEW MODE
BITS 7-9 THE # OF K0ENB PULSES BETWEEN
SUCCESSIVE DCH CYCLES.
BITS 10-15 # OF DCH CYCLES

9.3 PULSE DETECTOR BIT ASSIGNMENTS
BIT 0 IOPLS
BIT 1 INTA (INTA + DCHP)
BIT 2 MSKO
BIT 3 DCHI
BIT 4 OVFL0-NOT USED ON ECLIPSE
BIT 5 DCHO
BIT 6 DCHA
BIT 7 RGENB
BIT 8 OOA
BIT 9 DOB
BIT 10 DDC
BIT 11 DIA
BIT 12 DIB
BIT 13 DIC (NOT SET IF DEV. CODE=0)
BIT 14 STRT
BIT 15 CLR

SOFTWARE DEBUGGING AIDS
9.0
DUE TO THE DIFFICULTY IN DYNAMICALLY CHECKING
THE OUTPUTS OF THE RAMS, A SERIES OF SHORT
DEBUGGING ROUTINES HAVE BEEN INCLUDED AT THE
END OF THE TEST PROGRAM STARTING AT THE
LOCATION TAGGED "AIDS". THESE ROUTINES MAY BE
USED ALONG WITH THE MICRO-INSTRUCT
CAPABILITY TO STATICALLY CHECK THE OUTPUT
OF ANY RAM.

9.1.0
RUNNING WITH CAT/KITTEN
THE PROGRAM MAY BE EXECUTED WITH THE CAT/KITTEN IN THE
BACKGROUND VIA PRECEEDING THE EDTOS COMMAND WITH THE
LETTER "C", SUCH AS "CLOAD".
THE DEVICE CODE FOR WCS MAY BE ADDED TO THE EDTOS
EQUIPMENT TABLE VIA AN "ADD ",1" COMMAND.

9.2.0
IF THE CAT/KITTEN IS SELECTED, THE FIRST PASS WILL BE A
NORMAL RUN, AND SUBSEQUENT PASSES WILL BE WITH THE
CAT/KITTEN IN THE BACKGROUND.
IF AN ERROR OCCURS AFTER THE FIRST PASS, THE NORMAL
ERROR INFORMATION WILL BE PRINTED, BUT NO HALT WILL
OCCUR. THE PROGRAM WILL CONTINUE TESTING AS DIRECTED
BY THE SETTING OF THE SWITCHES.
IF RESTART IS REQUIRED USE THE FOLLOWING
SPECIAL RESTART LOCATIONS:
170 START WITHOUT CAT/KITTEN
171 START WITH CAT/KITTEN
IN ALL CASES, A CAT/KITTEN RUN SHOULD NOT BE ATTEMPTED
UNTIL THE PROGRAM EXECUTES SUCCESSFULLY IN
NORMAL MODE.
WHEN RUNNING WITH THE CAT/KITTEN, THE PROGRAM WILL
PRINT IT'S NORMAL PASS MESSAGE AND THE
CAT/KITTEN WILL PRINT THE LETTER "P" AS IT'S
PASS MESSAGE.

PLEASE NOTE THAT CERTAIN TESTS CANNOT BE EXECUTED WITH
THE CAT/KITTEN SO THAT THESE TESTS WOULD BE EXECUTED
DURING THE FIRST PASS AND BYPASSED DURING THE SECOND
AND SUBSEQUENT PASSES.

```



0019 WCSC

ARL	000024	MC	17/40
C	000012		17/04
CLRA0	000010	MC	17/23
CLRA1	000016	MC	17/29
D	000013		17/05
E	000014		17/06
F	000015		17/07
G	000016		17/08
H	000017		17/09
I	000020		17/10
J	000021		17/11
K	000022		17/12
MIUST	000000	MC	17/14
SRL	000043	MC	17/49