

IBM

Customer Engineering


Instructional Logic Diagrams

1410

Data Processing System

IBM Customer Engineering
Instructional Logic Diagrams

1410 Data Processing System



This book is designed primarily for instruction purposes. It shows the major logic of the 1410 system, but does not contain all the circuits shown in the ALD's. The ILD's were drawn from second levels contained in existing manuals of instruction and from ALD's with an EC number of 253259. There will be no revision to this manual.

The ILD's are organized throughout CPU by functional unit while the I/O areas are shown by sequence of operation.

All ILD's that have a figure number with the suffix A or B are functional "big pictures" which show the individual Data and Control ILD's for specific functional units.

The normal usage path would be from Overall Data Flow to functional "big picture" then to the individual ILD and ultimately to the ALD.









An ALD/ILD Index follows the ILD's. It is arranged in numerical sequence by ALD page number to aid in returning to the ILD's from the ALD's. ILD lines are referenced using a co-ordinate system as follows:

25 D 2



The first number (25) represents the ILD figure number from which or to which the line is referenced. The alphabetic character (D) represents the vertical position on the figure while the last number (2) represents the horizontal position.

The ILD output lines are indexed to the ILD page on which they appear in a listing found after the ILD/ALD Index.

SYMBOLS USED THROUGHOUT 1410 INTERMEDIATE LOGIC DIAGRAMS




X > y
X < y




B > A — B Greater Than A
B < A — B Less Than A

NOTES:
ALL NAMES ENCLOSED IN PARENTHESES ARE FOR LOGICAL EXPLANATION AND DO NOT NECESSARILY APPEAR IN THE ALD'S
ANY ASTERISKS SHOWN ARE AN ACTUAL PART OF THE ALD LINE NAME
ALL CONDENSED LOGIC DIAGRAMS ARE POSITIVE LOGIC THROUGHOUT




IBM 1410 Data Processing System Data Flow

14.47.03
Time 2/5 ccd




1410 PROCESSING DATA FLOW
(ILD REFERENCE)



REF	ALD
AA	11, 10, 32
AB	10, 33
AC	10, 34
AD	10, 36
AE	10, 06
AF	30, 01
AG	30, 03
AH	30, 02

NOTE: ALL PARENTHESED NAMES ARE FOR REFERENCE PURPOSES ONLY

FIGURE 2. LOGIC GATE MIX AND SPECIAL LOGIC GATES



get B cycle control
 * Or op > 12.6.04

FIGURE 5. A AND B CYCLE CONTROL





FIGURE 6. X, C, AND D CYCLE CONTROL



REF	ALD
AA	12.12.50
AB	.12.51
AC	.60.08
AD	13.65.07
AE	16.42.02
AF	17.13.07
AG	.13.08
AH	.18.01

FIGURE 7. LAST EXECUTE





FIGURE 8. LAST INST RO, UNITS CTRL, AND LATCH



MPLY · U + Y · B · AW · 1
 MPLY · U + Y · B · AW · 3
 MPLY · N · C
 DIV · U + Y · B · AW
 RA + RS + A + S · 1 · B · NOT BW · AW
 A + S · B · 3 · NOT BW
 LB · B · CYC · BODY LATCH
 5C4 EDIT SET B CYC CTRL
 4C2 EDIT SKID CYC
 37A6 TLU SET B CYC CTRL
 FILE OP TAKE EXTENSION CYC
 39D6 STD A CYC OPS · A · CYC
 41C2 EDIT SET B CYC CTRL C
 41C2 EDIT SET B CYC CTRL E
 41C2 EDIT SET B CYC CTRL F

MPLY · X · B · NOT MDL
 MPLY · 1 + 3 · D · NOT MDL
 DIV · X · B · X · RC
 DIV · X · B · T · MDL
 41C2 EDIT SET B CYC CTRL B
 41C2 EDIT SET B CYC CTRL D
 5C4 EDIT SET B CYC CTRL G

LB · B · CYC · 1ST SCN · UNITS
 MPLY · U + Y · B · NOT AW
 DIV · U + Y · B · NOT AW
 RA + RS + A + S · 1 · B · NOT BW · NOT AW
 5A4 EDIT SET A CYC CTRL
 SET A CYC CTRL ON Z · OP
 CMP MODE SET A CYC CTRL
 683 STOR AR SET C CYC CTRL
 FILE OP · D · CYC · 2D SCN
 FILE OP TAKE 2D SCN CYC

REF	ALD
AA	16.30.01
AB	.30.04
AC	.30.05
AD	.30.06
AE	.30.07

FIGURE 9. BODY, EXTENSION, MQ LATCH





FIGURE 9A. ADDRESSING



REF	UO	TTH	AID
AA	1	1	14.17.01
AB	2	2	.01
AC	4	4	.02
AD	8	8	.03
AE	1	1	14.17.04
AF	2	2	.04
AG	4	4	.05
AH	8	8	.06
AI	1	1	14.17.07
AJ	2	2	.07
AK	4	4	.08
AL	8	8	.09
AM	1	1	14.17.10
AN	2	2	.10
AO	4	4	.11
AP	8	8	.12
AQ	1	1	14.17.13
AR	2	2	.13
	4	4	.14
	8	8	.15
	U	U	14.14.01
	T	T	.02
	H	H	.03
	TH	TH	.04
	TTH	TTH	14.71.34
	U	U	14.71.24
	T	T	.02
	H	H	.03
	TH	TH	.04
	TTH	TTH	14.71.14

SET AR UNITS
 SET AR TENS
 SET AR HUNDREDS
 SET AR THOUSANDS
 SET AR TEN THOUSANDS

CONS CLOCK 2 POS
 CONS MX Y'S POS
 CONS PRTR STROBE
 CONS MX X1'A POS
 KEYBOARD UNLOCK

FIG 4 I-RING 5 + 10 TIME
 I CYC
 LGA + R
 A-RING 2 TIME
 X CYC
 LGH

CONS ADDR ENTRY NORMAL
 STOPPED AT CYCLE END
 STORAGE SCAN MODE
 I CYC CTRL
 LGB + C
 I CYC
 LGD + E + F
 NOT 1401 LAST I CYC
 I-RING OP TIME
 NOT B CH WM BIT
 STOR SCN ROUTINE

SYSTEM RESET
 SET IAR
 CONS CYC START
 I CYC CTRL
 LG EARLY B
 1401 LAST I CYC
 NOT STOR SCN ROUT
 LG EARLY F
 NOT I-RING OP TIME
 LG EARLY F
 I-CYCLE
 B CH WM BIT
 NOT STOR SCN ROUT

IAR GATE OUT UO
 IAR
 SEE REF TABLE
 TENS POS
 HUNDREDS POS
 THOUSANDS POS
 TEN THOUSANDS POS

B CH WM
 LGF
 I CYC
 SET MAR2 GATED
 AR BUS UO BIT
 SET MAR1 GATED
 UO BIT
 MAR
 MAR UO BIT
 MAR UO TO ADDR MOD
 AR UO TO ADDR EXIT

STOR SCN ROUTINE
 NOT I-RING CTRL
 I CYC CTRL
 INTERRUPT BRANCH
 B CYC CTRL
 NO SCN CTRL
 I CYC CTRL
 I-RING CTRL
 NO BRANCH LATCH

1401 MODE
 NOT 1401 BR LATCH
 NOT BR TO 00001
 I CYC CTRL
 I-RING CTRL

SET MAR TO IAR
 SET MAR1 GATED
 AR BUS TTH 8 BIT
 SET MAR2 GATED
 ADDR SCNR 2 POS
 SET MAR TO IAR
 TTH 8 BIT
 MAR
 MAR TTH 8 BIT
 SET MAR2 GATED
 LGF + W
 MAR TTH 8 TO ADDR MOD
 AR TTH 8 TO ADDR EXIT

UNITS
 TENS
 HUNDREDS
 THOUSANDS
 TEN THOUSANDS

SEE REF TABLE

FIGURE 10. MAR AND IAR





FIGURE 11. AAR




REF	ALD
AA	14.11.01
AB	.02
AC	.03
AD	.04
AE	.05
AF	14.71.11
AG	.21
AH	.31
AI	16.41.01
AJ	14.70.10
AK	12.13.06

BAR	SEE REF TABLE
AB	TENS
AC	HUNDREDS
AD	THOUSANDS
AE	TEN THOUSANDS

of Code Groups

FIGURE 12. BAR



REF	ALD
AA	14.13.01
AB	.02
AC	.03
AD	.04
AE	.05
AF	14.71.13
AG	.23
AH	.33
AI	16.41.01
AJ	14.71.12
AK	.21
AL	.22

39C4 NOT 1ST ADDR
2582 NOT INST RO GATE
NOT STOR AR OP CODE
B CH WM BIT

2586 A CH NOT WM BIT
2C4 LG EARLY F
4086 ADDR DBL OP CODES
FIG 4 I-RING 1 + 1401 - 3 TIME

2586 A CH NOT WM BIT
4084 NOT 1 ADDR PLUS MOD OP CODE

39A6 DAR RO CTRL (FILE CTRL)
886 ARITHMETIC OP CODES
5C6 UNITS CTRL LATCH
B CYC CTRL
FIG 19 NO 1ST + 2D + 3RD SCN CTRL
6C6 D CYC LATCH
3982 MPLY + DIV OP CODES

6C6 D CYC CTRL
2C4 LG EARLY B
INDEX AAR - A-RING 2 TIME
RESET DAR 1401
1444 SET DAR
89A2 CONS CYC START
FIG 4 I-RING 1 + 1401 - 3 TIME
2C4 LG EARLY F
39C4 STOR AR OP CODE

1311 SET DAR 1401
2D ADDR SET B - DAR
INDEX AAR - INDEX GATE
R - 1ST ADDR SET B - DAR
89C1 CONS ADDR ENTRY DAR
8982 STOPPED AT CYCLE END
6C5 D CYC CTRL
2A2 LGB + C
6C6 D CYCLE
282 LGD + E + F
NOT SET CAR

1311 RO DAR 1401
CE RO DAR
19A6 NO SCN CTRL
89C4 ALTER ROUTINE
FIG 89 CONS MX 33 POS
DISPLAY + ALTER
91A3 CONSOLE STROBE
8984 DISPLAY ROUTINE
CONS MX 32 POS
286 DAR RO CTRL (ARITH)
LG SPECIAL A
NOT CONS INHIBIT AR RO
2C6 B TO LAST LG
FIG 4 I-RING 10 TIME
21A6 INDEX REQUIRED

FIGURE 14. DAR





FIGURE 15. EAR AND FAR



10A4 IAR GT OUT UP08
 11A6 AAR GT OUT UP08
 12A6 BAR GT OUT UP08
 13A6 CAR GT OUT UP08
 14A6 DAR GT OUT UP08
 15A6 EAR GT OUT UP08
 15C6 FAR GT OUT UP08
 21C3 RO FIXED ADDR
 22C4 ADDR GEN UP 04 BIT
 22B4 ADDR GEN UP 02 BIT
 22A4 ADDR GEN UP 04 BIT
 22A4 ADDR GEN UP 08 BIT

TENS

TP08 AR BUS TP08
 TP18 AR BUS TP18
 TP28 AR BUS TP28
 TP48 AR BUS TP48
 TP88 AR BUS TP88

HUNDREDS

HP08 AR BUS HP08
 HP18 AR BUS HP18
 HP28 AR BUS HP28
 HP48 AR BUS HP48
 HP88 AR BUS HP88

THOUSANDS

THP08 AR BUS THP08
 THP18 AR BUS THP18
 THP28 AR BUS THP28
 THP48 AR BUS THP48
 THP88 AR BUS THP88

TEN THOUSANDS

11A6 AAR GT OUT TTH P08
 12A6 BAR GT OUT TTH P08
 13A6 CAR GT OUT TTH P08
 14A6 DAR GT OUT TTH P08
 15A6 EAR GT OUT TTH P08
 15C6 FAR GT OUT TTH P08
 10A4 IAR GT OUT TTH P08

TTH P18 AR BUS TTH P18
 TTH P28 AR BUS TTH P28
 TTH P48 AR BUS TTH P48

REF	ALD
AA	14.15.01
AB	.02
AC	.03
AD	.04
AE	.05
AF	.06
AG	14.15.07
AH	.08
AI	.09
AJ	.10
AK	.11
AL	.12
AM	.13

10A4 IAR GT OUT UP88
 11A6 AAR GT OUT UP88
 12A6 BAR GT OUT UP88
 13A6 CAR GT OUT UP88
 14A6 DAR GT OUT UP88
 15A6 EAR GT OUT UP88
 15C6 FAR GT OUT UP88
 22C4 ADDR GEN UP 0 DIGIT
 22B4 ADDR GEN UP 48 BIT
 22A4 ADDR GEN UP 18 BIT
 22A4 ADDR GEN UP 08 BIT

10A4 IAR GT OUT TTH P88
 11A6 AAR GT OUT TTH P88
 12A6 BAR GT OUT TTH P88
 13A6 CAR GT OUT TTH P88
 14A6 DAR GT OUT TTH P88
 15A6 EAR GT OUT TTH P88
 16A6 FAR GT OUT TTH P88
 22B4 RO INDEX AR
 21C3 RO FIXED ADDR

FIGURE 16. ADDRESS BUS





FIGURE 17. ADDR MOD



5C4 1401 Q OP TRANS
19A6 NO SCN CTRL

3985 NOT 1401 STOR AR OP CODE
1986 NOT 1ST SCN CTRL
686 C+D CYC CTRL
8984 NOT DISPLAY ROUTINE
FIG 4 I-RING 1+3+9+10 (401) 3+8 TIME

4C6 1 CYC CTRL
STOR SCN ROUTINE
CE MODE STOR SCN ZERO

PROG RESET
2D CHECK TEST SW (CE)
2A4 LGZ

2D2 2D CP
2A2 LGA+R
2D2 2D CP

INTERR BRANCH - B CYC CTRL
1986 1ST SCN CTRL
19C6 3D SCN CTRL
6A6 X CYC CTRL

E CYC CTRL
F CYC CTRL
2D SCN CTRL
4C6 1 CYC CTRL

NOT STOR SCN MODE
4C6 1 CYC CTRL
STOR SCN ROUTINE
CE MODE STOR SCN +1

18A5 MOD BY 0
18B5 MOD BY -1
18C5 MOD BY +1

FIGURE 18. ADDRESS MOD CONTROL




FIGURE 19. SCAN LATCHES AND CTRLS






FIGURE 20. BCD TO 2/5 AND ADDR CH



- 184 LGJ
- 57C3 1401 X CYC · A RING 4
- 57D3 1401 1 CYC · 1 RING 5+10
- 185 LGK
- 23A6 A RING 4 TIME
- 185 LGK
- 6A6 X CYC
- 52C6 1401 MODE
- 2A2 LGA+R
- 89A3 ADDR SET ROUTINE
- 6A6 X CYC
- 23A6 A RING 6 TIME
- 186 LGH
- 4C6 1 CYC
- FIG 4 1 RING 1 + 6 TIME
- 185 LGG
- 185 LGF (10K ONLY)
- 1C4 LGW (10K ONLY)
- 186 LGH
- 6A6 X CYC
- 2A4 LGZ
- 2A4 ANY LAST G
- 52C6 NOT 1401 MODE
- FIG 4 1 RING 3 + 8 TIME
- 2A2 LGA+R
- 4C6 1 CYCLE
- 4086 NO INDEX ON 1ST ADDR OP
- 1ST ADDRESS
- 52C6 1401 MODE
- 21A6 INDEX REQUIRED
- FIG 4 1 RING 5 + 10 TIME
- 185 LGF
- FIG 4 1 RING 1 TIME
- FIG 4 1 RING 6 TIME
- 2382 B CH NOT WM BIT
- FIG 4 1 RING 4 + 9 TIME
- 4286 BR TO 0001 ADDR LATCH
- 4C6 1 CYC CTRL
- 286 LG SPEC A
- 1ST I-O CYC CTRL
- 51A4 1401 RD TGR
- INTERRUPT BR
- 5184 1401 PCH TGR
- CONSOLE INHIBIT AR RO
- 1ST I-O CYC CTRL
- 51A4 1401 PRINT TGR

REF	AID
AA	14.71 .60
AB	.62
AC	14.70 .14
AD	.13
AE	.12
AF	14.50 .01
AG	.02
AH	.08

FIGURE 21. SPECIAL AND INDEX ADDRESSING



29
2A
3

REF	ALD
AA	14.50.03
AB	.04
AC	14.70.13
AD	.10
AE	14.50.05
AF	.06

- 21C4 { T POS C INDEX TAG
- T POS B INDEX TAG
- T POS A INDEX TAG
- 6A6 X CYCLE CONTROL
- 2B6 LG SPECIAL A
- CONSOLE INHIBIT AR RO
- 25B2 B CH NOT WM BIT
- 4C6 I CYCLE
- 21A6 INDEX REQUIRED
- FIG 4 I RING 5 + 10 TIME
- Address
- 39C4 STORE OP CODE
- 8A4 LAST RO CYCLE
- STORE AR SET A CYC CTRL A
- SET X CYC CTRL A 6A3
- SET A RING I TGR
- LGF
- 21A4 HP C INDEX TAG
- 21A4 HP B INDEX TAG
- 21B4 HP A INDEX TAG
- 21C4 TP B INDEX TAG
- RO INDEX AR
- 23A5 ADDR SCNR 2 POS
- 23B5 ADDR SCNR 3 POS
- 23B5 ADDR SCNR 4 POS
- 23C5 ADDR SCNR 5 POS
- INDEX CTRL NUMBER ONE
- INDEX CTRL NUMBER TWO
- ADDR GEN UP 18 BIT
- ADDR GEN UP 04 BIT
- ADDR GEN UP 08 BIT
- ADDR GEN UP 12 BIT
- ADDR GEN UP 48 BIT
- ADDR GEN UP 02 BIT
- ADDR GEN UP 24 BIT
- ADDR GEN UP 01 BIT
- ADDR GEN UP 5 DIGIT
- ADDR GEN UP 0 DIGIT
- ADDR GEN TP 02 BIT
- ADDR GEN TP 12 BIT
- ADDR GEN TP 04 BIT
- ADDR GEN TP 14 BIT
- ADDR GEN TP 24 BIT
- ADDR GEN TP 48 BIT
- ADDR GEN TP 08 BIT
- ADDR GEN TP 18 BIT

FIGURE 22. ADDRESS GENERATOR AND INDEX CONTROL

Self Modifying




FIGURE 23. A RING AND ADDRESS SCNR




FIGURE 24. ADDR REG AND ADDR EXIT CHAN, 2/5 - BCD




FIGURE 24A. A AND B CHANNEL




FIGURE 25. A AND B CHAN., AND A DATA REGISTER




FIGURE 26. OP REG AND OP MOD REG




FIGURE 28. ASSEMBLY CHAN C AND WM BIT

From V.C. Arriving
 25.1.64
 1-20/21p
 NOT ALL MEM C BIT
 NOT ALL MEM C BIT





FIGURE 29. ASSM CHAN 1, 2, 4, 8, A AND B BITS



REF	AID
AA	16.20.10
AB	.14
AC	.15
AD	.21
AE	.22

FIGURE 31. ADDER CTRL LATCHES




FIGURE 32. ADDER BCD TO QUI-BINARY






FIGURE 33. ADDER



REF	ALD
AA	16.14.03
AB	.04
AC	.05
AD	.06
AE	.07
AF	.08
AG	.09


FIGURE 34. ADDER OUT XLATOR



1/1 Tweaked

REF	AID
AA	12.61.12
AB	16.14.11
AC	.12
AD	16.45.01
AE	.02

FIGURE 35. ZERO BAL, OFLO, AND DIV OFLO LATCHES






FIG 26

FIGURE 38. OP MOD DECODE




FIGURE 39. OP REG DECODE AND OP CODE GROUPING LINES




FIGURE 40. OP CODE GROUPING LINES




FIGURE 41.2. EDIT LATCHES




FIGURE 43. BRANCH - NO BRANCH II




FIGURE 43 A. I-O DATA FLOW






FIGURE 43.8. I-O DATA FLOW

See page 1414 1415





REF	AID (E CH)	AID (F CH)
AA	15.60.21	15.70.21
AA	15.60.22	15.70.22
AA	15.60.23	15.70.23
AA	15.60.24	15.70.24
AA	15.60.25	15.70.25
AA	15.60.26	15.70.26
AA	15.60.27	15.70.27
AA	15.60.28	15.70.28
AB	15.62.04	15.63.04
AC	15.62.03	15.63.03
AD	15.41.10	13.64.02
AE	15.41.11	15.62.05
AF		15.63.05

FIGURE 44. E & F CHAN REG & CTRL




FIGURE 45.0. CHANNEL NOT READY OR BUSY




FIGURE 45.1. CHANNEL NOT READY OR BUSY




FIGURE 45.2. E CHAN CHECK AND COND





FIGURE 45.3. E CHANNEL WLR AND NO TRF



NOTE: FOR VOLTAGE AND CURRENT SEE FIGURE 50

FIGURE 46A. CORE STORAGE




FIGURE 47. LSMS, PRI DRVS, & GATE SEL






FIGURE 4B. MEM CLOCK TIMING



REF	AID CHAR 0	AID CHAR 1	AID CHAR 2	AID CHAR 3
AA	35.10.04	36.11.02	36.11.03	36.11.04
AB	36.11.01	37.10.02	37.10.03	37.10.04
AC	37.10.01	37.11.01	37.11.02	37.11.03
AD	37.10.01	37.11.01	37.11.02	37.11.03
AE	35.10.01	35.10.02		
AF	35.10.01	35.10.02		
AG	35.10.02			

FIGURE 49. INHIBIT, LOAD, REGEN CTRLS



32D4 1401 CARD ON PRINT OP CODE

8A4 LAST INSN NO CYCLE

1B4 LOGIC GATE

REF	AID
AA	13.70.01.1
AB	13.70.02.1
AC	13.70.03.1

46C6 E CH STATUS SAMPLE B DELAY

1A2 1ST CLOCK PULSE

51C3

1403 PRINT BUFFER BUSY

TW 1403 PRINT BUFFER BUSY

I/O PRINTER READY

TW I/O PRINTER READY

FIGURE 51. 1401 BUFFER CTRL




FIGURE 52. 1401 OP DECODE




FIGURE 53. 1401 BRANCHES




FIGURE 54. BIN REG & SET CTRL




FIGURE 55. ZONE ADDRESS




FIGURE 56. AUX BIN ADDER




FIGURE 58. SECT. 1. MASTER ERROR AND CTRL




FIGURE 59. SECT 2 MASTER ERROR & CTRL





FIGURE 60. SECT 3 MASTER ERROR & CTRL



800 in 12 1st read 18. vid read
 M % 11 1 cpc 12 scans to Buffer
 M % 19 1 cpc (comp. sc. etc. etc.)
 Kd 12 scans to Buffer

(Heavy Line is BCD)

FIGURE 61A. INT BFR DATA FLOW




FIGURE 62. RD ENCODE AND PCH DECODE




FIGURE 63. INT BUFFER CHECKS AND PUNCH BIT GENERATE




FIGURE 64. RD - PCH HOLE COUNT CHECK.





FIGURE 66. PUNCH CONTROL



REF	ALD
AA	51.50.02
AB	51.50.03
AC	52.10.08
AD	52.10.14
AE	53.40.02

FIGURE 67. 141-3 C E GO




FIGURE 68. PRINT CTRL AND PRINT BFR RINGS





FIGURE 69. PRINT CONTROLS







FIGURE 85A. CONSOLE DATA FLOW AND CONTROL

300
500
1.6000



AA - 45.50.01
 AB - 45.50.01
 AC - 45.50.03
 AD - 45.50.08
 AE - 45.50.10
 AF - 45.50.06
 AG - 45.50.07

ALLOW MX ADVANCE

BCD BITS	MAGNETS PICKED
7	R1
6	R2
5	R2A
4	R5
3	T1
2	T2
1	CHK
C + (C · B · A · B · T · 2 · 1)	
(B · 4 · 2 · 1) + (B · 4)	
ALL OTHERS	
V (WORD MARK)	
UC · CHK	
(UNDERSCORE)	
UC · CHK · T1 · T2	

OUTPUT TRANSLATOR (* = OR)
 1. WORD MARK - PERIOD (?) CHARACTER (- = AND)

FIGURE 85. CONSOLE CONTROL




FIGURE 86. CONS MATRIX




FIGURE 87. CONS START-STOP




FIGURE 88. CONS FUNCTION CTRL





FIGURE 89. CONS - START, ADDR SET, DISP, ALT



- AA - 45.50.02
- AB - 45.30.02
- AC - 41.30.02
- AD - 41.40.01
- AE - 42.10.10
- AF - 42.10.01
- AG - 42.10.04
- AH - 42.10.05
- AJ - 42.10.06
- AK - 42.10.07
- AL - 41.30.01
- AM - 13.72.04
- AN - 12.61.13

FIGURE 90. CONS RD-WR OP

INPUTS FROM 729 TAPE DRIVE		TAPE	TAPE	OUTPUTS TO 729 TAPE DRIVE	
02.20.0		SYNC	SYNC	02.25.0	
729 TP DRV LOGIC		ILD	ILD	729 TP DRV LOGIC	
01.03.1	8VPP READ BUS 1 BIT 729	190B1	190A4	WRITE BUS 1 BIT 729	01.04.1
01.03.1	8VPP READ BUS 2 BIT 729	190B1	190A4	WRITE BUS 2 BIT 729	01.04.1
01.03.1	8VPP READ BUS 4 BIT 729	190B1	190A4	WRITE BUS 4 BIT 729	01.04.1
01.03.1	8VPP READ BUS 8 BIT 729	190B1	190A4	WRITE BUS 8 BIT 729	01.04.1
01.03.1	8VPP READ BUS A BIT 729	190B1	190A4	WRITE BUS A BIT 729	01.04.1
01.03.1	8VPP READ BUS B BIT 729	190B1	190A4	WRITE BUS B BIT 729	01.04.1
01.03.1	8VPP READ BUS C BIT 729	190B1	190A4	WRITE BUS C BIT 729	01.04.1
01.02.1	SEL + RDY WR 729	189A4	182D2	WRITE PULSE 729	01.04.1
01.02.1	SEL + RDY RD 729	189A3	182D6	WR TR REL 729	01.04.1
01.09.1	SEL + REWIND 729	185A2	181C5	SET WR STATUS 729	01.02.1
01.05.1	SEL + TI ON 729	183A2	183C6	SET READ STATUS 729	01.02.1
01.02.2	HIGH DENSITY 729	189A1	185C5	BACKWARD 729	01.07.1
01.04.1	WRITE ECHO 729	191A1	189C6	GO 729	01.07.1
01.05.1	SEL + LP 729	185A4	185B2	REWIND 729	01.09.1
01.06.1	SEL + NOT LP 729	189C4	185D2	REWIND UNLOAD 729	01.09.1
01.05.1	SEL + TI OFF 729	189C4	189D3	TURN OFF TI 729	01.05.1
01.01.1	SEL AND READY MOD 2 729	189A3	183D2	TURN ON TI 729	01.05.1
01.01.1	SEL AND READY MOD 4 729	189A2			
01.01.1	MOD 5 OR MOD 6	189A2			
INPUTS FROM 7330 TAPE DRIVE		TAPE	TAPE	OUTPUTS TO 7330 TAPE DRIVE	
02.21.1		SYNC	SYNC	02.26.0	
7330 TP DRV LOGIC		ILD	ILD	7330 TP DRV LOGIC	
73.00.30.0	8VPP READ BUS 1 BIT 7330	190B1	190B1	WRITE BUS 1 BIT 7330	73.00.20.0
73.00.30.0	8VPP READ BUS 2 BIT 7330	190B1	190B1	WRITE BUS 2 BIT 7330	73.00.20.0
73.00.30.0	8VPP READ BUS 4 BIT 7330	190B1	190B1	WRITE BUS 4 BIT 7330	73.00.20.0
73.00.30.0	8VPP READ BUS 8 BIT 7330	190B1	190B1	WRITE BUS 8 BIT 7330	73.00.20.0
73.00.30.0	8VPP READ BUS A BIT 7330	190B1	190B1	WRITE BUS A BIT 7330	73.00.20.0
73.00.30.0	8VPP READ BUS B BIT 7330	190B1	190B1	WRITE BUS B BIT 7330	73.00.20.0
73.00.30.0	8VPP READ BUS C BIT 7330	190B1	190B1	WRITE BUS C BIT 7330	73.00.20.0
73.00.30.0	SEL + RDY WR 7330	189A4	182D2	WRITE PULSE 7330	73.00.20.0
73.00.30.0	SEL + RDY RD 7330	189A3	182D5	WR TR REL 7330	73.00.20.0
73.00.30.0	SEL + REWIND 7330	185A1	181C5	SET WRITE STATUS 7330	73.00.20.0
73.00.30.0	SEL + TI ON 7330	183A1	183C6	SET READ STATUS 7330	73.00.20.0
73.00.30.0	SEL + RDY HI 7330	189A2	185C5	BACKWARD 7330	73.00.20.0
73.00.30.0	ECHO PULSE 7330	191A1	189C6	GO 7330	73.00.20.0
73.00.30.0	SEL + LP 7330	185A4	185B2	REWIND 7330	73.00.20.0
73.00.30.0	SEL + RDY LO 7330	189A2	185D2	REWIND UNLOAD 7330	73.00.20.0
73.00.30.0	SEL RDY BKWD 7330	185C3	189D3	TURN OFF TI 7330	73.00.20.0
			183D2	TURN ON TI 7330	73.00.20.0
INPUTS TO TAPE SYNC		TAPE	TAPE	OUTPUTS TO CONTROL UNIT	
02.30.0		SYNC	SYNC	02.35.0	
		ILD	ILD		
	1 BIT WRITE DATA LINE	190A4	190A6	R-W REG 1 BIT	
	2 BIT WRITE DATA LINE	190A4	190A6	R-W REG 2 BIT	
	4 BIT WRITE DATA LINE	190A4	190A6	R-W REG 4 BIT	
	8 BIT WRITE DATA LINE	190A4	190A6	R-W REG 8 BIT	
	A BIT WRITE DATA LINE	190A4	190A6	R-W REG A BIT	
	B BIT WRITE DATA LINE	190A4	190A6	R-W REG B BIT	
	C BIT WRITE DATA LINE	190A4	190A6	R-W REG C BIT	
	WR CALL	181A5	181B5	WRITE	
	WR TR CALL	181A6	182C6	WRITE COND	
	DISC CALL	182A5	181D5	BUSY	
	READ CALL	183A6	185B4	LOAD POINT	
	REWIND CALL	185A2	18802	CHECK CHAR	
	REWIND + UNLOAD CALL	185B2	183B1	SEL + TI ON	
	BACKSPACE CALL	185A6	192C2	ERROR	
	ERASE CALL	185A5	192D2	STOP ON ERROR	
	TAU RESET	186A1	182D3	WC 2	
	ODD REDUNDANCY CALL	183A3	182C2	WC 8 TR	
	TURN OFF TI	189C3	184B4	WR RC-5 OR READ RC-7	
	MAN WR DISC	182A5	182C2	WC-4	
	MANUAL STOP ON ERROR	192B5	184D5	RC-3	
	MANUAL STOP ON ERROR	192C2	181C3	WD 320 OR WD 1088	
	EARLY SAMPLE	192A3	188C6	RDD	
	EARLY SAMPLE	191C4	181C4	WD 49	
	AMPLIFIER BIAS	190A1	185B2	SEL + REWIND	
	COMPARE CHECK CE	192B5	189D4	SEL + NOT LP	
	REG A ONLY	191B6	189D4	SEL + TI OFF	
	REG B ONLY	191B6	189C2	SEL + READY MOD 4	
			189B2	SEL + RDY HI 7330	
			188B5	RDD-36	
			188B4	RDD 144	
			188B1	COMPUTE	
			185C5	BACKWARD	

FIGURE 180. TAU INDEX




FIGURE 181. TAU WRITE CONTROLS I




FIGURE 102. TAU WRITE CONTROLS II




FIGURE 185. TAU READ CONTROLS I




FIGURE 184. TAU READ CONTROLS II




FIGURE 185. TAU UNIT CONTROL




FIGURE 186. TAU WR CLOCK AND DLY CTR OSC GATING





FIGURE 187. TAU DELAY COUNTER



NOTE 1: RESET THE TAPE IN PROCESS LATCH IN CONTROL UNITS.

FIGURE 100. TAU RDD, FSD AND CHECK CHARACTER




FIGURE 189. TAU GO AND TAPE DRIVE INPUTS




FIGURE 191. TAU ERROR CIRCUITS I




FIGURE 192. TAU ERROR CIRCUITS II




FIGURE T80. TAPE UNIT RESPONSE LOGIC

INDEX: ALD-ILD

ALD PAGE	ILD FIG	ALD PAGE	ILD FIG	ALD PAGE	ILD FIG	ALD PAGE	ILD FIG	ALD PAGE	ILD FIG	ALD PAGE	ILD FIG	ALD PAGE	ILD FIG	ALD PAGE	ILD FIG	ALD PAGE	ILD FIG	ALD PAGE	ILD FIG	ALD PAGE	ILD FIG
11.10.01	01	12.12.31	03	13.14.09	40	14.13.04	14	14.18.01	54	14.70.05	23										
11.10.02	01	12.12.32	03	13.14.10	40	14.13.05	14	14.18.02	54	14.70.06	23										
11.10.05	01	12.12.33	03	13.14.11	40	14.14.01	10	14.18.03	55	14.70.07	23										
11.10.06	02	12.12.40	05	13.14.12	40	14.14.02	10	14.18.04	55	14.70.10	11										
11.10.07	11	12.12.41	05	13.14.13	40	14.14.03	10	14.18.05	55	14.70.10	12										
11.10.10	01	12.12.42	06	13.14.14	40	14.14.04	10	14.18.06	55	14.70.10	22										
11.10.11	01	12.12.43	06	13.42.11	46	14.14.05	10	14.18.07	55	14.70.12	21										
11.10.12	01	12.12.44	06	13.42.11	46	14.14.10	15	14.18.08	57	14.70.13	21										
11.10.13	01	12.12.45	06	13.60.03	43A	14.14.11	15	14.18.09	56	14.70.13	22										
11.10.14	01	12.12.50	07	13.63.01	46	14.14.12	15	14.18.10	56	14.70.14	21										
11.10.15	01	12.12.51	07	13.63.02	46	14.14.13	15	14.18.11	57	14.71.01	10										
11.10.16	01	12.12.51	07	13.63.03	45	14.14.14	15	14.18.12	57	14.71.02	10										
11.10.17	01	12.12.60	46	13.63.03	45	14.14.20	15	14.18.13	57	14.71.03	10										
11.10.18	01	12.12.62	46	13.64.02	44	14.14.21	15	14.18.14	57	14.71.04	10										
11.10.19	01	12.12.63	46	13.64.02	44	14.14.22	15	14.18.15	57	14.71.05	10										
11.10.20	01	12.12.64	58	13.64.03	44	14.14.23	15	14.18.16	57	14.71.10	11										
11.10.21	01	12.13.01	04	13.64.03	44	14.14.24	15	14.18.17	54	14.71.10	13										
11.10.22	01	12.13.02	04	13.64.07	46	14.15.01	16	14.18.20	54	14.71.11	12										
11.10.23	01	12.13.03	04	13.65.05	46	14.15.02	16	14.18.21	55	14.71.12	13										
11.10.24	01	12.13.04	26	13.65.06	46	14.15.03	16	14.30.03	17	14.71.12	14										
11.10.25	01	12.13.05	08	13.65.07	07	14.15.04	16	14.30.04	17	14.71.13	14										
11.10.26	01	12.13.06	11	13.70.01	51	14.15.05	16	14.30.05	17	14.71.14	14										
11.10.32	02	12.13.06	12	13.70.02	51	14.15.06	16	14.30.06	17	14.71.15	15										
11.10.33	02	12.13.07	08	13.70.03	51	14.15.07	16	14.30.07	18	14.71.16	15										
11.10.34	02	12.15.02	87	13.70.03	60	14.15.08	16	14.30.08	18	14.71.20	11										
11.10.36	02	12.15.03	87	13.70.04	43A	14.15.09	16	14.30.09	18	14.71.21	12										
11.20.01	04	12.15.04	87	13.70.04	43B	14.15.10	16	14.42.03	20	14.71.21	14										
11.20.02	04	12.30.01	19	13.71.04	43	14.15.11	16	14.42.04	20	14.71.21	14										
11.20.03	04	12.30.02	19	13.71.05	78	14.15.12	16	14.42.05	20	14.71.22	15										
11.20.04	04	12.30.03	19	13.72.04	45	14.15.13	16	14.45.01	20	14.71.22	13										
11.20.05	04	12.30.04	19	13.72.05	45	14.15.21	24	14.45.02	20	14.71.23	14										
11.20.06	04	12.30.05	19	13.74.02	58	14.15.22	22	14.45.03	20	14.71.23	14										
11.20.07	04	12.30.06	19	14.10.01	11	14.16.03	59	14.45.04	20	14.71.24	10										
11.30.01	02	12.60.01	43	14.10.02	11	14.16.04	10	14.45.05	20	14.71.25	15										
11.30.02	02	12.60.02	42	14.10.03	11	14.17.01	10	14.47.01	59	14.71.26	15										
11.30.03	02	12.60.03	43	14.10.04	11	14.17.02	10	14.50.01	21	14.71.30	11										
12.12.01	05	12.60.04	42	14.10.05	11	14.17.03	10	14.50.02	21	14.71.31	12										
12.12.02	05	12.60.05	42	14.11.01	12	14.17.04	10	14.50.03	22	14.71.32	13										
12.12.04	04	12.60.06	42	14.11.02	12	14.17.05	10	14.50.04	22	14.71.33	14										
12.12.05	06	12.60.07	42	14.11.03	12	14.17.06	10	14.50.05	22	14.71.34	10										
12.12.06	06	12.60.08	42	14.11.04	12	14.17.07	10	14.50.06	22	14.71.35	15										
12.12.07	06	12.60.08	07	14.11.05	12	14.17.08	10	14.50.08	21	14.71.36	15										
12.12.20	05	12.60.08	42	14.12.01	13	14.17.09	10	14.61.02	24	14.71.40	18										
12.12.21	05	12.60.14	42	14.12.02	13	14.17.10	10	14.61.03	24	14.71.41	18										
12.12.21	06	12.60.15	43	14.12.03	13	14.17.11	10	14.61.04	24	14.71.51	03										
12.12.21	06	12.60.16	42	14.12.04	13	14.17.12	10	14.61.04	24	14.71.51	48										
12.12.23	06	12.60.17	53	14.12.05	13	14.17.13	10	14.70.01	23	14.71.60	21										
12.12.23	06	12.60.18	53	14.13.01	14	14.17.14	10	14.70.02	23	14.71.61	20										
12.12.30	03	12.60.19	53	14.13.02	14	14.17.15	10	14.70.03	23	14.71.62	21										
		12.60.20	53	14.13.03	14			14.70.04	23												

ALD PAGE	ILD FIG	ALD PAGE	ILD FIG	ALD PAGE	ILD FIG	ALD PAGE	ILD FIG	ALD PAGE	ILD FIG	ALD PAGE	ILD FIG	ALD PAGE	ILD FIG	ALD PAGE	ILD FIG
15.30.01	25	15.60.23	44	16.12.05	32	16.45.02	35	18.14.08	58	44.10.03	87	52.10.01	61		
15.30.02	25	15.60.24	44	16.12.06	32	17.11.01	411	18.14.11	58	44.10.04	87	52.10.01	62		
15.30.03	25	15.60.24	44	16.13.01	33	17.11.02	411	18.14.11	60	45.30.01	85	52.10.02	61		
15.30.04	25	15.60.25	44	16.13.02	33	17.11.03	411	19.10.09	42	45.30.02	90	52.10.05	63		
15.30.05	25	15.60.25	44	16.13.03	33	17.11.04	411	31.10.01	47	45.50.01	85	52.10.06	63		
15.30.06	25	15.60.26	44	16.13.04	33	17.11.05	411	31.10.02	47	45.50.02	90	52.10.07	62		
15.30.07	25	15.60.26	44	16.13.05	33	17.11.06	411	31.10.03	47	45.50.03	85	52.10.08	77		
15.30.08	25	15.60.27	44	16.13.06	33	17.11.07	411	31.10.04	47	45.50.06	85	52.10.09	62		
15.30.09	25	15.60.27	44	16.13.07	33	17.12.01	412	31.11.01	47	45.50.07	85	52.10.10	62		
15.30.10	59	15.60.28	44	16.14.01	33	17.12.02	412	31.11.02	47	45.50.07	88	52.10.10	62		
15.38.01	25	15.60.28	44	16.14.02	33	17.12.03	412	31.12.01	47	45.50.07	88	52.10.14	77		
15.38.02	25	15.62.01	43A	16.14.03	34	17.12.04	412	32.10.02	47	45.50.08	88	52.10.15	61		
15.38.03	25	15.62.03	44	16.14.04	34	17.12.05	412	32.11.01	47	45.50.09	85	52.13.01	65		
15.38.04	26	15.62.03	44	16.14.05	34	17.12.05	412	32.12.03	47	45.50.10	85	52.13.02	64		
15.38.05	25	15.62.04	44	16.14.06	33	17.13.01	27	32.12.04	47	45.50.13	88	53.10.01	70		
15.39.01	25	15.62.04	44	16.14.06	34	17.13.01	41	32.12.05	47	45.50.14	88	53.10.01	69		
15.39.02	25	15.62.04	44	16.14.07	34	17.13.02	41	32.12.06	47	45.50.16	88	53.10.02	69		
15.39.03	25	15.62.05	44	16.14.07	34	17.13.03	41	32.12.06	47	51.03.13	63	53.10.02	70		
15.39.04	25	15.62.05	44	16.14.08	34	17.13.04	41	33.10.01	46A	51.03.16	63	53.10.04	69		
15.39.05	25	15.63.03	44	16.14.09	34	17.13.05	41	33.11.01	47	51.10.01	63	53.10.06	69		
15.39.06	25	15.63.03	44	16.14.10	33	17.13.05	41	33.11.02	47	51.10.02	68	53.11.04	69		
15.39.07	25	15.63.04	44	16.14.11	35	17.13.06	27	34.10.03	47	51.11.01	62	53.12.01	70		
15.39.08	25	15.63.05	44	16.14.12	35	17.13.07	07	34.12.03	47	51.11.02	62	53.20.01	68		
15.41.10	44	15.70.21	44	16.20.02	30	17.13.07	07	35.10.01	49	51.11.03	62	53.20.02	68		
15.41.10	44	15.70.21	44	16.20.11	30	17.13.08	41	36.11.02	49	51.12.01	63	53.21.01	68		
15.41.11	44	15.70.22	44	16.20.12	30	17.13.08	41	36.11.03	49	51.12.02	62	53.22.01	68		
15.41.11	44	15.70.22	44	16.20.13	30	17.13.09	41	36.11.04	49	51.12.03	62	53.23.01	68		
15.49.01	27	15.70.23	44	16.20.14	31	17.13.15	41	36.11.04	49	51.12.04	62	53.24.05	68A		
15.49.02	27	15.70.23	44	16.20.15	31	17.14.01	36	37.09.03	49	51.12.05	62	53.30.01	69		
15.49.02	28	15.70.24	44	16.20.20	30	17.14.02	36	37.10.01	49	51.13.01	63	53.31.01	69		
15.49.03	27	15.70.24	44	16.20.21	31	17.14.03	36	37.10.02	49	51.14.01	63	53.32.01	69		
15.49.04	27	15.70.25	44	16.20.22	31	17.15.01	37	37.10.02	49	51.15.01	62	53.32.02	69		
15.49.05	27	15.70.25	44	16.30.01	31	17.15.02	37	37.10.03	49	51.17.01	63	53.33.01	69		
15.49.05	28	15.70.25	44	16.30.01	08	17.15.03	37	37.10.04	49	51.17.01	68A	53.33.02	69		
15.49.06	45	15.70.26	44	16.30.02	08	17.15.04	37	37.11.01	49	51.18.01	63	53.33.03	69		
15.49.06	28	15.70.26	44	16.30.04	09	17.15.05	37	37.11.02	49	51.18.01	63	53.33.04	69		
15.50.01	29	15.70.27	44	16.30.05	09	17.15.06	36	37.11.03	49	51.30.01	61	53.33.05	69		
15.50.02	29	15.70.27	44	16.30.06	09	17.15.07	36	37.11.04	49	51.30.02	61	53.33.06	69		
15.50.03	29	15.70.28	44	16.30.07	09	17.18.01	07	39.10.01	48	51.31.01	68A	53.34.01	69		
15.50.04	29	15.70.28	44	16.40.01	09	17.18.02	37	39.10.02	48	51.31.02	63	53.34.02	69		
15.50.05	29	16.11.01	46	16.40.02	27	17.18.03	37	39.10.03	48	51.32.01	68A	53.34.02	69		
15.50.06	29	16.11.02	32	16.40.02	27	18.11.03	58	41.30.01	90	51.32.02	68A	53.40.01	68		
15.50.07	28	16.11.03	32	16.40.02	30	18.12.03	58	41.30.02	90	51.32.02	63	53.43.01	70		
15.50.07	28	16.11.03	32	16.41.01	11	18.13.03	58	41.30.02	90	51.40.04	61	53.44.01	70		
15.50.08	28	16.11.04	32	16.41.01	12	18.14.01	58	41.40.01	90	51.40.04	62	53.44.02	70		
15.50.09	28	16.11.05	32	16.41.01	13	18.14.02	60	42.10.01	90	51.40.04	61	53.51.06	71		
15.50.10	28	16.11.06	32	16.41.01	14	18.14.03	59	42.10.04	90	51.40.19	61	53.51.08	71		
15.60.21	44	16.12.01	32	16.42.01	05	18.14.04	59	42.10.05	90	51.40.40	61	53.52.01	71		
15.60.21	44	16.12.02	32	16.42.02	07	18.14.05	59	42.10.06	90	51.40.43	61	53.53.01	71		
15.60.22	44	16.12.03	32	16.42.04	03	18.14.06	60	42.10.07	90	51.40.50	64	53.54.01	71		
15.60.22	44	16.43.01	19	16.43.01	19	18.14.06	59	42.10.10	90	51.43.10	62	53.54.01	71		
15.60.23	44	16.45.01	35	16.45.01	35	18.14.07	59	44.10.01	87	51.50.02	67	53.55.01	71		
								44.10.02	87	51.50.03	67	53.55.02	71		
										53.60.04	69	53.60.04	69		

INDEX: OUTPUT LINES IN ILD

OUTPUT LINES	FIG	OUTPUT LINES	FIG	OUTPUT LINES	FIG
\$ + R SYMBOL OP MOD	38A	ADD BQ6	32	ADDR GEN UP 08 BIT	22
A CH INSERT PLUS NINE	30	ADD BQ8	32	ADDR GEN UP 12 BIT	22
A CH INSERT PLUS ZERO	30	ADD OP CODE	39	ADDR GEN UP 18 BIT	22
A CH NOT 1 BIT	25	ADD TYPE OP CODES	39	ADDR GEN UP 24 BIT	22
A CH VALID+ASTERISK INS SW OFF	27	ADD TYPE+MPY+DIV+E+Z OP CODES	40	ADDR GEN UP 48 BIT	22
A CH 1 BIT	25	ADD TYPE+MPY+DIV+E+Z+C OP	39	ADDR GEN UP 5 DIGIT	22
A CHAR SEL ERROR	60	ADDER A CH USE T+C	30	ADDR MOD 01 BIT	17
A CHAR SELECT	25	ADDER CARRY	33	ADDR MOD 02 BIT	17
A CYC FIRST OP CODE	39	ADDER EQUAL	37	ADDR MOD 04 BIT	17
A CYCLE	05	ADDER HIGH	37	ADDR MOD 08 BIT	17
A DATA REG 1 BIT	25	ADDER LOW	37	ADDR MOD 12 BIT	17
A REG SET ERROR	59	ADDER MX CARRY OUT	33	ADDR MOD 14 BIT	17
A REG TO A CH ON B CYC OP CODES	40	ADDER MX NO CARRY OUT	33	ADDR MOD 18 BIT	17
A RING OFF TIME	23	ADDER MXQ0	33	ADDR MOD 24 BIT	17
A RING 2+3 TIME	23	ADDER MXQ2	33	ADDR MOD 28 BIT	17
A RING 2+3+4+5 TIME	23	ADDER MXQ4	33	ADDR MOD 48 BIT	17
A SYMBOL	38	ADDER MXQ6	33	ADDR SCNR 2 POS	23
AAR GATE OUT U 0 BIT	11	ADDER MXQ8	33	ADDR SCNR 3 POS	23
ADD ABO	32	ADDER NO CARRY	33	ADDR SCNR 4 POS	23
ADD AB1	32	ADDER OUT C BIT	33	ADDR SCNR 5 POS	23
ADD AQ0	32	ADDER OUT NOT C BIT	33	ADDR SCNR 6 POS	23
ADD AQ0.BQ0	33	ADDER OUT NOT 1 BIT	33	ADDR TYPE OP CODE	40
ADD AQ0.BQ2	33	ADDER OUT NOT 2 BIT	34	ADDRESS SET RTN	91
ADD AQ0.BQ4	33	ADDER OUT NOT 4 BIT	34	ADDRESS SET UNLK	89
ADD AQ0.BQ6	33	ADDER OUT NOT 8 BIT	34	ADVANCE BY 1	69
ADD AQ1.BQ0	33	ADDER OUT 1 BIT	33	ADVANCE BY 2	69
ADD AQ2	32	ADDER OUT 2 BIT	34	ALPH + SPL CHAR	37
ADD AQ2.BQ2	33	ADDER OUT 4 BIT	34	ALPH A CH	37
ADD AQ2.BQ4	33	ADDER OUT 8 BIT	34	ALPH B CH	37
ADD AQ2.BQ8	33	ADDER OUT 16 BIT	34	ALPH NO NUMERIC	37
ADD AQ4	32	ADDR CH 0 BIT	20	ALPH SPL CHAR	37
ADD AQ4.BQ0	33	ADDR CH 1 BIT	20	ALTER KEYBOARD UNLK	90
ADD AQ4.BQ2	33	ADDR CH 2 BIT	20	ALTER INQ UNLOCK	89
ADD AQ4.BQ6	33	ADDR CH 4 BIT	20	ALTER ROUTINE	89
ADD AQ4.BQ8	33	ADDR CH 8 BIT	20	ALTER ROUTINE 2D SCAN	06
ADD AQ6	32	ADDR CHAN ERROR	59	ANY INQ REQUEST	90
ADD AQ6.BQ4	33	ADDR CHECK	60	ANY LAST GATE	02
ADD AQ6.BQ6	33	ADDR DOUBLE OP CODES	40	ANY LAST INP CYC NOT 1401	27
ADD AQ6.BQ8	33	ADDR EXIT ERROR	59	AR BUS HP0B	16
ADD AQ8	32	ADDR GEN TP 02 BIT	22	AR BUS HP1B	16
ADD AQ8.BQ0	33	ADDR GEN TP 04 BIT	22	AR BUS HP2B	16
ADD AQ8.BQ2	33	ADDR GEN TP 08 BIT	22	AR BUS HP4B	16
ADD AQ8.BQ4	33	ADDR GEN TP 12 BIT	22	AR BUS HP8B	16
ADD AQ8.BQ6	33	ADDR GEN TP 14 BIT	22	AR BUS THP0B	16
ADD AQ8.BQ8	33	ADDR GEN TP 18 BIT	22	AR BUS THP1B	16
ADD BBO	32	ADDR GEN TP 24 BIT	22	AR BUS THP2B	16
ADD BB1	32	ADDR GEN TP 48 BIT	22	AR BUS THP4B	16
ADD BQ0	32	ADDR GEN UP 0 DIGIT	22	AR BUS THP8B	16
ADD BQ2	32	ADDR GEN UP 01 BIT	22	AR BUS TP0B	16
ADD BQ4	32	ADDR GEN UP 02 BIT	22	AR BUS TP1B	16
		ADDR GEN UP 04 BIT	22		

OUTPUT LINES	FIG
H POS B INDEX TAG	21
H POS C INDEX TAG	21
H+Q OP-A CYC.ARING2	23
H+Q OP-A CYC.ARING4	23
HIGH	36
HIGH ADDER CARRY	37
HOLE COUNT ERROR	63
HOME PULSE	69
HOME RESET	69
HOME TRIG (RING)	68
I-CYCLE	04
I/O CHECK	28
I/O COMLAT LATCH	43A
I/O LAST EXECUTE	07
I/O LOAD OP CODE	39
I/O MOVE OP CODE	39
I/O PERC LATCH	43A
I OP	04
I 1	04
I 11	04
I 12	04
IAR GATE OUT U 0	10
INDEX AAR	11
INDEX GATE	11
INDEX NOT REQ	21
INDEX REQ	21
INH CHAR 0 WM BIT B1	49
INH CHAR 0 WM BIT D1	49
INHIBIT STKR	66
INPUT CYCLE GMM INSERT	28
INPUT CYCLE-NOT LAST INPUT	27
INQ REQUEST LATCH	90
INQUIRY KEYBOARD UNLOCK	90
INSERT ZERO ON ADDR CH	21
INST RD GATE	11
INT END OF TRANSFER	46
INTERRUPT TEST OP CODE	39
INVALID CARD CODE (INTEG BFR)	63
J+R+I+X+O OP CODES	40
J+R+X+I+O OPS	40
K SYMBOL	38
KEYBOARD UNLOCK	88
L SYMBOL	38
LAST EXECUTE	07
LAST EXECUTE COND	41
LAST EXECUTE CYC * TLU	37
LAST INST RD CYCLE	08
LD CHR 0 ETC	49
LG EARLY B+S	02
LG EARLY F	02
LG SPECIAL A	02
LGA	01
LGA+R	02
LGA+T	02
LGB	01
LGB+C	02
LGB+S	02
LGC	01
LGC+T	02
LGD	01
LGD+E+F	02
LGD+U	02
LGE	01
LGE+V	02
LGF	01
LGF+W	02
LGG	01
LGH	01
LGJ	01
LGK	01
LGR	01
LGS	01
LGS+T	02
LGT	01
LGU+V+W	02
LGV	01
LGW	01
LGX	01
LGZ	02
LLG 1	03
LLG 2	03
LOAD MEM ON B CYC OP CODES	40
LOAD POINT (TAU)	80
LOW	36
LOW ADDER NO CARRY	37
LDZ SYMBOL	38
M OR L OP CODES	39
M SYMBOL	38
MAR TO IAR TTH8	10
MAR TO IAR U 0	10
MAR TTH 8 BIT	10
MAR TTH8 TO ADDR MOD	10
MAR U 0 BIT	10
MAR U 0 TO ADDR MOD	10
MASTER ERROR	58
MINUS ONE 01 LINE	17
MINUS ONE 28 LINE	17
MOD BY +1	18
MOD BY -1	18
MOD BY ZERO	18
MOVE ZERO SUP OP CODE	39
MPLY OP CODE	39
MQ LATCH	09
N SYMBOL	38
NEXT TO LAST AND LAST LOGIC GATE	03
NEXT TO LAST LG	03
NO BRANCH COND INTERRUPT	42
NO BRANCH OP CODES	42
NO BRANCH OP CODES	39
NO C+D CYCLES OP CODE	40
NO CARRY LAT	31
NO D CYC AT I RING 6 OPS	40
NO INDEX ON 1ST ADDR OPS	40
NO NU A CH	37
NO NU ALPH	37
NO NU B CH	37
NO NU SPL CHAR	37
NO NUMERICS	37
NO OVERFLOW	37
NO SCAN	37
NO ZONES	37
NOT ADDR DOUBLE OP CODES	40
NOT AST FILL OR FLOAT DOLLAR	41.2
NOT ASTERISK	41.1
NOT ASTERISK FILL	41
NOT BLANK	41.1
NOT C CHAR	41.1
NOT COMMA	41.1
NOT CTRL 0	41.1
NOT DECIMAL CTRL	41.1
NOT DECIMAL CTRL	41.2
NOT DIV OVERFLOW	35
NOT DOLLAR SIGN	41.1
NOT EVEN HORD ADDR	18
NOT LAST I CYCLE B	06
NOT MINUS SYMBOL	41.1
NOT PERC TYPE OP CODE	40
NOT R CHAR	41.1
NOT SIG DIGIT	41.1
NOT SOME SCAN	61
NOT SPACE (NOT AMPERSAND)	41.1
NOT ZERO BALANCE LATCH	35
NOT ZERO SUPPRESS	41.2
NOT 0 SUPPRESS	41.2
NUM 1 THRU 7	41.1
NUM 8 OR 9 CHAR	41.1
ONE SYMBOL	38
OP MOD BIT COMBINATIONS	38
OP MOD C BIT	26
OP MOD CHAR TIME * ARS	26
OUTPUT LINES	FIG
LG SPECIAL A	02
LGA	01
LGA+R	02
LGA+T	02
LGB	01
LGB+C	02
LGB+S	02
LGC	01
LGC+T	02
LGD	01
LGD+E+F	02
LGD+U	02
LGE	01
LGE+V	02
LGF	01
LGF+W	02
LGG	01
LGH	01
LGJ	01
LGK	01
LGR	01
LGS	01
LGS+T	02
LGT	01
LGU+V+W	02
LGV	01
LGW	01
LGX	01
LGZ	02
LLG 1	03
LLG 2	03
LOAD MEM ON B CYC OP CODES	40
LOAD POINT (TAU)	80
LOW	36
LOW ADDER NO CARRY	37
LDZ SYMBOL	38
M OR L OP CODES	39
M SYMBOL	38
MAR TO IAR TTH8	10
MAR TO IAR U 0	10
MAR TTH 8 BIT	10
MAR TTH8 TO ADDR MOD	10
MAR U 0 BIT	10
MAR U 0 TO ADDR MOD	10
MASTER ERROR	58
MINUS ONE 01 LINE	17
MINUS ONE 28 LINE	17
MOD BY +1	18
MOD BY -1	18
MOD BY ZERO	18

OUTPUT LINES

OP MOD NOT C BIT 26
 OP MOD NOT I BIT 26
 OP MOD REG 60
 OP MOD SYMBOL FOR I/O STATUS 38
 OP MOD TO A CHAN B CYC OP CODES 40
 OP MOD I BIT 26
 OP REG ARS C BIT 26
 OP REG ARS NOT C BIT 26
 OP REG C BIT 26
 OP REG COM NOT C BIT 26
 OP REG CON C BIT 26
 OP REG NOT I BIT 26
 OP REG SET ERROR 59
 OP REG I BIT 26
 OP REG 1401 C BIT 26
 OP REG 1401 NOT C BIT 26
 OUTPUT CYCLE 26
 OUTPUT WM CYCLE 43A
 OVERFLOW 28
 P SYMBOL 35
 PARITY 1 (INTEG BFR) 38
 PARITY 2 (INTEG BFR) 63
 PERC SYMBOL 63
 PERCENT TYPE OP CODES 38
 PLUS ONE 18 LINE 40
 PRINT BUFFER BUSY 17
 PRINT CHECK (1403) 51
 PRINT ERROR LATCH 71
 PRINT IN PROCESS LTCH 70
 PRINT SCAN 49 71
 PROCESS ROUTINE 69
 PROGRAM RESET 87
 PRT LOCKED CND PROCEED 51
 PRT LAST COL 89
 PSS 1,2 + 3 (1403) 88
 PUNCH BIT GEN (INTEG BFR) 91
 PUNCH BUSY TO PRIORITY CKTS 69
 PUNCH DECODE 63
 PUNCH FEED GATE 45
 PUNCH PRIORITY REQ 62
 PUNCH SCAN TO TIME PULSE 1 LATCH 67
 PUNCH STACKER 66
 PUNCH XFER REQ 66
 Q + V SYMBOL OP MOD 38
 Q SYMBOL 38
 Q SYMBOL 38
 Q2-B0+B2 SHIFT 34
 Q2-B1+B3 SHIFT 34
 Q6-B0 SHIFT 34

FIG

OUTPUT LINES

Q6-B1 SHIFT 34
 Q6-B2 SHIFT 34
 Q6-B3 SHIFT 34
 Q8-B0-B1 SHIFT 33
 Q8-B2+B3 SHIFT 33
 R SYMBOL 38
 R-M REG 1,2,4,8,A,B,C BITS (TAU) 84
 RC-3 (TAU) 79
 RD ENCODER (INTEGER) 62
 RD XFER REQ 61
 RD PRIORITY REQ 61
 RDD (TAU) 81
 RDD-144 (TAU) 81
 RDD-36 (TAU) 81
 RDR READY TO C.P.U. 45
 RDR STACKER 64
 READ CALL 1411 MEM 02
 READ IN 68
 READ OUT BAR 44A
 READ REQUEST 61
 READ SCAN 61
 READ 1ST ADDRESS TO A-CAR 11
 READER BUSY TO PRIORITY CKTS 62
 READER READY 61
 READY TO BUFFER 43
 RECORD MARK 38
 REGEN CHR 0 ETC 49
 REGEN COMPL 30
 REGEN MEM ON B CYC OPS 40
 REGEN TRUE 30
 REGEN UNITS-BODY 08
 RESET ADD OP CODE 39
 RESET BAR 44A
 RESET E 1 FULL 44
 RESET E2 FULL LATCH 44
 RESET OP MOD REG 26
 RESET SUB OP CODE 39
 RGEN COMPL 30
 RING ADV (PTR) 66
 RING ADVANCE (INT BUFF) 61
 RNG CHECK (INTEG BFR) 76
 RO AAR ON A CYC OPS 40
 RO BAR ON SCN B CYC OPS 40
 RO FIXED ADDR 21
 RO 00001 INDEX ADDR 21
 RO 00101 INDEX ADDR 21
 RO 00201 INDEX ADDR 21
 S SYMBOL 38
 SCAN CALL (PRINTER) 65
 SCAN TRIG. 68

FIG

OUTPUT LINES

SEL + TI ON (TAU) 79
 SEL AND NOT LP (TAU) 83
 SEL AND RDY H1 7330 83
 SEL AND READY MOD4 (TAU) 83
 SEL AND REWIND 80
 SEL AND TI OFF 83
 SEL CHR 0 ETC 49
 SELECT UNIT 1 45
 SELECT UNIT 2 45
 SELECT UNIT 4 45
 SENSE STROBE 48
 SET A RING 1 TGR 22
 SET ASTERISK 28
 SET ASTERISK A CH CHECK CTRL 28
 SET BAR 44A
 SET CARRY LATCH 30
 SET COMPL CTRL LATCH 30
 SET E1 REG 44
 SET E2 FULL 44
 SET GM 28
 SET HIGH CYCLE 37
 SET NO CARRY 30
 SET OP MOD REG 26
 SET OP REG 59
 SET TRUE 30
 SET WM OP CODE 41
 SET X CYC CTRL A 39
 SIG DIGIT 22
 SLASH SYMBOL 41.1
 SPACE (AMPERSAND) 38
 SPACE OR SKIP CTL 71
 SPEC CHAR C CONSOLE 87
 SPEC CHAR E CONSOLE 87
 SPEC CHAR S CONSOLE 87
 SPL CHAR + NO NU 37
 SPL CHAR A CH 37
 SPL CHAR ALPH 37
 SPL CHAR B CH 37
 SPL CHAR NO NU 37
 START COMP ADD 1 30
 START COMP ADD2 30
 START COMP INDEX 30
 START FORMS OP 69
 START KEY 87
 START KEY PULSE 87
 START TRUE ADD 1 30
 START TRUE ADD 2 30
 START TRUE INDEX 30
 START 1401 INDEX 30
 STATUS SMP A 46

FIG

OUTPUT LINES

CONS ERROR CTL
 CONS GATE POS 30
 CONS INQUIRY MX GATE
 CONS MOVE READ OP
 CONS MOVE WRITE OP
 CONS MX ADDR DR
 CONS MX X1A
 CONS MX Y1,Y2 ETC
 CONS MX 32
 CONS MX 32 OR 33
 CONS OUTPUT ERR
 CONS OUTPUT 2 BIT
 CONS OUTPUT 4 BIT
 CONS PRG PRT OUT MX GATE
 CONS PRINTER NOT BUSY
 CONS PRINTER NOT BUSY SET
 CONS PRINTER SHIFT COMPLETE
 CONS PRINTER STROBE
 CONS READ OP
 CONS SET START CND
 CONS SPACE
 CONS STOP CR COMPLETE
 CONS STOP PRINT COMPLETE
 CONS STROBE GATE
 CONSOLE OUTPUT A BIT
 CONSOLE OUTPUT B BIT
 CONSOLE OUTPUT C BIT
 CONSOLE OUTPUT 1 BIT
 CONSOLE OUTPUT 8 BIT
 CONSOLE STROBE
 CONSOLE WRITE OP
 CONTROL REG DISABLE
 CORRECT TRANSFER TO BFR.
 CREDIT + NOT UNIT CONTROL CHAR
 CTRL ZERO
 D CYCLE
 O SYMBOL
 DAR GATE OUT U O BIT
 DATA MOVE A CYC CTRL SET
 DATA MOVE OP CODE
 DECELERATE (1403)
 DECIMAL
 DECIMAL CTRL
 DISCONNECT CALL
 DIV OP CODE
 DIV OVERFLOW
 DOLLAR SIGN
 DOLLAR SIGN SYMBOL
 E CH ANY STATUS ON
 E CH BUSY

FIG

91
 86
 90
 90
 90
 91
 86
 86
 90
 91
 89
 89
 90
 85
 85
 88
 90
 90
 87
 88
 87
 87
 90
 90
 90
 90
 90
 90
 90
 26
 43B
 41
 41.1
 06
 38
 14
 05
 39
 71
 41.1
 41.2
 46
 39
 35
 41.1
 38
 45.3
 45

OUTPUT LINES

E CH CHECK
 E CH CLR
 E CH COND
 E CH DISC LATCH
 E CH DISCOM TO 1301
 E CH DISCOM TO 1405
 E CH END OF RECORD
 E CH EXT END TRAN
 E CH FORMS CTRL OP
 E CH IN PROCESS
 E CH INPUT MODE
 E CH INTERLOCK
 E CH INT END OF TRF
 E CH LOAD MODE
 E CH MOVE AND LOAD MODE
 E CH NO STATUS ON
 E CH NO TRANSFER
 E CH NOT READY
 E CH OUTPUT MODE
 E CH READY A,B
 E CH READY BUS (E CYCLE REQUIRED)
 E CH READY C (E CYCLE REQUIRED)
 E CH READY TO BUFFER
 E CH STACKER SEL OP
 E CH STATUS SMP A
 E CH STATUS SMP A DELAY
 E CH STATUS SPL B
 E CH STATUS SPL B DLY
 E CH TAPE CALL
 E CH UNGATED SMP A
 E CH UNOVLP OVLP
 E CH WLR
 E CH 2 CHAR ONLY
 E CH 2ND SPL B
 E CHANNEL
 E CYCLE
 E CYCLE REQUIRED
 E OP - B CY
 E OP.B CYCLE 1ST SCAN
 E OR Z OP - B CY
 E SYMBOL
 E 2 REG 1 BIT
 E+2.2D SCN EXTENSION
 E+2.3D SCN EXTENSION
 EAR GATE OUT U O BIT
 EARLY B
 EARLY F
 EARLY LAST GATE I/O
 EARLY S

FIG

45.2
 45.3
 45.2
 46
 46
 46
 46
 46
 39
 43B
 43A
 43A
 46
 43A
 43A
 45.3
 45.3
 45
 43A
 46
 46
 45
 46
 46
 44A
 39
 46
 46
 46
 46
 46
 43B
 46
 43A
 45.3
 40
 46
 43A
 44A
 46
 41.1
 41
 41.1
 38
 44
 41
 41
 15
 02
 02
 02
 02

OUTPUT LINES

EDIT OP CODE
 EDIT SET A CYC CTRL A
 EDIT SET B CYC CTRL C
 EDIT SET B CYC CTRL D
 EDIT SET B CYC CTRL E
 EDIT SET B CYC CTRL F
 EDIT SET B CYC CTRL G
 EDIT SKID CYCLE
 EMITTER (PRINTER)
 ENCODE
 ENCODE A (INTEG BFR)
 ENCODE B (INTEG BFR)
 ENCODE C (INTEG BFR)
 ENCODE 1 (INTEG BFR)
 ENCODE 2 (INTEG BFR)
 ENCODE 4 (INTEG BFR)
 END OF CHAR RESET
 END OF RECORD L
 END OF SCAN (INTEG BFR)
 EQUAL
 EQUAL COMPARE (1403)
 EQUAL LOW LATCH RESET
 EQUAL LOW LATCHES SET
 ERROR (TAU)
 ERROR SAMPLE
 ERROR 1 (1403)
 ERROR 2 (1403)
 EVEN HDRD ADDR
 EXCLAM MARK
 EXTENSION LATCH
 E1 REG FULL
 E1 REG WD SEP
 E2 FULL
 E2 WD SEP
 F SYMBOL
 FAR GATE OUT U O BIT
 FAST SKIP CTL
 FIVES ADV
 FIVES RING
 FLOAT DOLLAR SIGN
 FORMS + 1403 PRT BUF BUSY
 FORMS BUSY STATUS
 G OP - C CYCLE
 G OP SET C CYC CTRL B
 G SYMBOL
 GATE ON PRT SCAN CALL (INTEG BFR)
 GATE ON R.I. TGR.
 GO
 GROUP MARK
 H POS A INDEX TAG

FIG

39
 05
 05
 41
 41
 41
 05
 41
 71
 61
 62
 62
 62
 62
 62
 62
 85
 46
 61
 36
 69
 36
 36
 82
 58
 70
 70
 18
 38
 09
 44
 44
 44
 44
 44
 38
 15
 71
 65
 68
 41.2
 51
 45
 27
 06
 38
 67
 67
 43B
 38
 21

OUTPUT LINES

STD A CYC OPS-A CYC
STOP AT F TLU
STOP AT F ON B CYC OP CODES
STOP AT H ON B CYC OPS
STOP AT J TLU
STOP AT J ON B CYC OP CODES
STOP-BRANCH OP CODE
STOP KEY LATCH
STOP LATCH
STOP ON ERROR (TAU)
STOP PGM RES CARRIAGE RET
STOPPED-NOT IN PROCESS
STOPPED AT CYCLE END
STOR AR SET C CYC CTRL A
STOR AR SET C CYC CTRL B
STOR SCN LOAD
STORE ADDR REG OP CODE
STORE AR SET A CYC CTRL A
STORE AR SET A CYC CTRL B
STROBE
SUBT OP CODE
SYNC CHK LATCH
T POS A INDEX TAG
T POS B INDEX TAG
T POS C INDEX TAG
T SYMBOL
TABLE SEARCH OP CODE
TENS ADV (1403)
TENS RING 0 THRU 9
TENS 0,3 ETC (1403)
TEST PRINT ERRORS
TEST PUNCH ERRORS
TEST READ E OF F
THREES ADV
THREES RING
TILT + ROTATE (731)
TIME GATE (INTEG BFR)
TIME PULSE 1 + 2
TIME PULSE 2
TRUE ADD B
TRUE ADDA
TWO ADDR OP CODES
TWO SYMBOL
U SYMBOL
UNIT CONTROL OP CODE
UNITS + BODY LATCH
UNITS + TENS RING (INTEG BFR)
UNITS LATCH
USE A CH NUM
USE A CH WM

FIG

39
37
40
40
37
40
39
87
87
82
87
01
89
06
06
03
39
05
05
66
39
70
21
21
21
38
39
65
68
65
53
53
53
65
68
85
61
61
61
31
31
40
38
38
39
36
61
08
27
27

OUTPUT LINES

USE A CH ZONES
USE ADDER NU
USE B CH NUM
USE B CH WM
USE B CH ZONES
USE NO NUMERICS
USE NO WM
USE NO ZONES
V SYMBOL
VALIDITY CHECK (INTEG BFR)
W + X SYMBOL OP MOD
W OR V OP CODES
W SYMBOL
W TYPE BRANCH CONDITION
WC 2 ETC (TAU)
WD 320 + MD 1088 (TAU)
WD 49 (TAU)
WM OP-A CYCLE
WM PERIOD LATCH
WM+E+Z+W+V+/- OPS
WORD MARK OP CODES
WR RC-5 OR READ RC 7 (TAU)
WRITE (TAU)
WRITE B+SPEC CHAR
WRITE CALL 1411 MEM
WRITE COND (TAU)
WRITE EDIT ASTERISK
WRITE EDIT BLANK
X CYCLE
X RD
X SYMBOL
X SYMBOL GATED
X WR
Y RD
Y SYMBOL
Y WR
Z OP . B CY
Z OP SET A CY CTRL
Z PULSE
Z SYMBOL
ZERO BALANCE LATCH
ZERO OR DECIMAL
ZERO SUPPRESS
ZN OR WM TEST BRANCH OP CODE
ZONE ADDER A. NOT B. NOT C
ZONE ADDER A.B.C
ZONE ADDER A.B.C
ZONE ADDER A.NOT B.NOT C
ZONE ADDER CARRY
ZONE ADDER NOT A.B.NOT C
ZONE ADDER NOT A.B.NOT C

FIG

27
30
27
27
27
27
27
27
27
27
38
63
38
38
38
43
78
78
78
05
91
40
39
79
78
41
03
78
41
41
06
48
38
38
48
48
48
48
38
48
41-1
05
48
38
35
41-1
41-2
39
55
55
55
55
55
55
55

OUTPUT LINES

ZONE ADDER NOT A.NOT B.C
ZONE ADDER NOT A.NOT B.C
ZONES (COMPARE)
O OR DECIMAL
O SUPPRESS
1 ADDR PLUS OP MOD OP CODE
1ST CP
1ST I/O CYCLE CONTROL
1ST SCAN
1ST SCN FIRST OP CODE
1401 . I CYCLE
1401 .C OP. I RING 4 TIME
1401 .I CYCLE.I RING 5 + 10
1401 .X CYCLE.A RING 4 TIME
1401 LB + Q + H OP CODE
1401 B OP CODE
1401 BRANCH LAST EX CYCLE
1401 BRANCH LATCH
1401 CARD OR PRINT OP CODE
1401 CARD PR ERR SAMPLE
1401 CARD PRINT ERROR
1401 CARD PRINT IN PROCESS
1401 CD/PRT ERROR
1401 CHAR TEST OP CODE
1401 COND TEST OP CODE
1401 D OP CODE
1401 D+P+Y OP
1401 DATA MOVE OP
1401 DATE MOVE SET OP MOD
1401 H+Q. A CYCLE
1401 I/O END POS
1401 I/O LOAD OP
1401 I/O MOVE OP
1401 I/O SET BRANCH CNDS
1401 I RING 5 OR 10 TIME ICY
1401 I RING 8 BRANCH OP
1401 I RING 9 BRANCH OP
1401 I-CYC NEXT
1401 MODE
1401 MODE
1401 MODE-ARING 4.X CYC
1401 MODE.I RING 5+10.I CYC
1401 NO EXE CY BRANCH OP
1401 NOP LIROC
1401 P OP CODE
1401 PCH/PRT ERROR
1401 POUND SIGN OP CODE
1401 PRINT
1401 PUNCH
1401 PUNCH PRINT ERROR

FIG

55
55
37
41-1
41-2
40
01
51
19
39
26
36
57
57
39
52
53
53
52
51
51
51
60
52
52
52
26
27
51
52
52
52
08
52
52
03
03
52
52
52
60
52
51
51
51

OUTPUT LINES
 1401 Q OP TRANS 05
 1401 READ 51
 1401 STOP AND WAIT 53
 1401 STORE AAR OP CODE 52
 1401 STORE AR OPS 39
 1401 STORE AR.C CYCLE 27
 1401 STORE BAR OP CODE 52
 1401 TAKE I TO B CYCLE 53
 1401 Y OP CODE 52
 1403 PRINTER BUFFER BUSY 51
 2 ADDR NO MOD OP CODE 40
 2 ADDR PLUS OP MOD OP CODES 40
 2 CHAR ONLY 40
 2 D CONDITION A BRANCH 43
 2D CP 3 02
 2D SCAN 19
 2D SCN SIG CHAR 41
 3D SCAN 19
 3D SCN CONDITIONS 41
 9 SYMBOL 38

International Business Machines Corporation
Data Processing Division
112 East Post Road, White Plains, N. Y. 10601

IBM

IBM 1410 Printed in U.S.A. R23-2936-0

R23-2936-0