


**PRO-LOG**  
CORPORATION

**STD 7000**

**7601**

**Input/Output Port Card**

**USER'S MANUAL**





7601 TTL OUTPUT PORT CARD USER'S MANUAL

T A B L E O F C O N T E N T S

SECTION 1	<u>Product Overview</u> Block Diagram
SECTION 2	<u>Functional Description</u> General Purpose Interface
SECTION 3	<u>Mapping</u>
SECTION 4	<u>Address Decoder Operation</u> Changing the 7601 Port Address
SECTION 5	<u>7601 Card Environmental Specifications</u>
SECTION 6	<u>Electrical Specifications</u>
SECTION 7	<u>Mechanical</u>
SECTION 8	<u>7601 Operating Subroutine Modules</u>
SECTION 9	<u>Maintenance</u>

**PRO-LOG CORPORATION**

**A**

134662

REV  
4

SHT  
OF 2

0

0

0

# 7000 STD BUS


# 7601 INPUT/OUTPUT PORT CARD

## TTL INPUT/OUTPUT PORT CARD

This card provides four 8-bit gated input ports (32 input lines) and four 8-bit latched output ports (32 output lines).

Input port lines and output port lines are accessed at 16-pin DIP sockets on the card. I/O lines are TTL compatible with an input rating of 4 low-power Schottky TTL loads and an output drive rating of 20 low-power Schottky TTL loads (5 TTL loads). A reset line is available.

The 7601 decodes eight address lines with provision for expansion and memory mapping. An on-card jumper system allows users to establish the four consecutive I/O port pair addresses occupied by the 7601.



### FEATURES

- User selected port address (256 port field)
- Input rating: 4 LSTTL loads
- Output rating: 20 LSTTL loads (5 TTL loads)
- Provision for expansion and memory mapping
- Input buffers have 200 MV of hysteresis for additional noise margin
- Input lines include 4.7K pullup resistors
- All IC's socketed
- Single +5V operation




FIGURE 1

## 2. FUNCTIONAL DESCRIPTION

The 7601 provides 32 TTL output lines and 32 TTL input lines. All signal lines are alternated with ground lines. These signal lines can be up to 10 feet (3.05m) long with proper electrical considerations. All port lines are addressable in eight bit bytes.

### OUTPUT

When writing to an eight bit output port the data bus data is latched in the output port. The output data will remain latched in that state until it is written to with new data or the SYSRESET\* signal clears the port.

### RESET

The SYSRESET\* line clears all four output ports to zero simultaneously. The input ports are unaffected. On system power-up the SYSRESET\* signal clears the output ports.

### INPUT

When reading from an eight bit input port, the state of the input lines at the time of the read is transferred to the data bus.

### GENERAL PURPOSE INTERFACE

The 7601 is useful as a general purpose TTL interface card. If flat cable or twisted pair discrete wire cable assemblies are used, the ground-signal-ground of the I/O connectors minimizes crosstalk between inter-system signal lines in electrically noisy environments.

**PRO-LOG CORPORATION**

**A**

100662

REV  
A

SHT 3  
OF 17




FIGURE 2A - TYPICAL OUTPUT PORT CIRCUIT




FIGURE 2B - TYPICAL INPUT PORT CIRCUIT

### 3. CARD ADDRESS MAPPING

The 7601 card is selected by a decoded combination of address lines A2 through A7. The user chooses the card address combination by connecting one jumper wire each from SX and SY to pad matrices adjacent to U3 and U4. (See Assembly Diagram)

The 7601 is mapped at Port 00 to 03 hexadecimal. To map the 7601 anywhere in the hexadecimal address range of 00-FF change the decoder outputs connected to SX and SY.

#### PORT ADDRESSES

Address lines A0 and A1 select one of four sequential port addresses. One input port and one output port reside at each address. The RD\* and WR\* control inputs differentiate between input gating or output latch functions.

### 4. ADDRESS DECODER OPERATION

Refer to the schematic, Document #102783

The 7601 uses two cascaded 74LS42 decoders (U3, U4) to decode address lines A2-A7. These decoders are enabled only when IORQ\* and IOEXP\* are active. Address lines A0, A1 and the WR\* signal are used to gate the select strobes (which control the output ports) from U6. Address lines A0, A1 and the RD\* signal are used to gate the select strobes (which control the input ports) from U5.

#### CHANGING THE 7601 PORT ADDRESS

Refer to the assembly diagram, Document #102784

Locate decoders U3 and U4 (74LS42) adjacent to the STD BUS edge connector. Each decoder device has a dual row of pads which form decoder output select matrices. Make one (and only one) connection to each of the matrices adjacent to U3 and U4.

The decoder jumper pads numbered as shown in the card address selection figure are adjacent to the decoder chips on the 7601. Also shown are the jumpers (at X0 and Y0) which produce hexadecimal port addresses 00, 01, 02, and 03, the selections made when the card is shipped.




FIGURE 3 - CARD ADDRESS SELECTION

**PRO-LOG CORPORATION**

**A**

10662

REV  
4

SHT 5  
OF 17



The I/O address mapping and jumper selection table for four addresses per card shows where to place jumper straps to obtain any four sequential port addresses in the hexadecimal range 00-FF. Using the lower of the 2-digit hexadecimal addresses desired, find the most significant hexadecimal address digit along the vertical axis, and the least significant hex digit on the horizontal axis. For example, port addresses 50, 51, 52 and 53 are obtained by connecting jumpers at X2 and Y4.

The only restriction that applies in address selection for the 7601 is that the lower of the four port addresses (00 as shipped) must occur only at every fourth possible address; for example, the sequence 01, 02, 03 and 04 is not allowed by the decoder.

The pad matrices adjacent to U3 and U4 are on 0.10 inch (0.25cm) centers. The jumper wires may be conveniently replaced by wirewrap post if frequent address selection changes are anticipated.

MOST SIGNIFICANT HEX ADDRESS	LEAST SIGNIFICANT HEX ADDRESS																JUMPER SELECTION X & Y
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
0	X0	Y0			X0	Y1			X0	Y2			X0	Y3			
1	X0	Y4			X0	Y5			X0	Y6			X0	Y7			
2	X1	Y0			X1	Y1			X1	Y2			X1	Y3			
3	X1	Y4			X1	Y5			X1	Y6			X1	Y7			
4	X2	Y0			X2	Y1			X2	Y2			X2	Y3			
5	X2	Y4			X2	Y5			X2	Y6			X2	Y7			
6	X3	Y0			X3	Y1			X3	Y2			X3	Y3			
7	X3	Y4			X3	Y5			X3	Y6			X3	Y7			
8	X4	Y0			X4	Y1			X4	Y2			X4	Y3			
9	X4	Y4			X4	Y5			X4	Y6			X4	Y7			
A	X5	Y0			X5	Y1			X5	Y2			X5	Y3			
B	X5	Y4			X5	Y5			X5	Y6			X5	Y7			
C	X6	Y0			X6	Y1			X6	Y2			X6	Y3			
D	X6	Y4			X6	Y5			X6	Y6			X6	Y7			
E	X7	Y0			X7	Y1			X7	Y2			X7	Y3			
F	X7	Y4			X7	Y5			X7	Y6			X7	Y7			

FIGURE 4 - I/O Address Mapping And Jumper Selection Table For 4 Addresses Per Card

5. 760T CARD ENVIRONMENTAL SPECIFICATIONS

RECOMMENDED OPERATING LIMITS				ABSOLUTE NON-OPERATING LIMITS		
PARAMETER	MIN	TYP	MAX	MIN	MAX	UNITS
Free Air Temperature	0	25	55	-40	75	°C
Humidity ①	5		95	0	95	%RH

① Non-condensing

**PRO-LOG CORPORATION**

**A**

106662

REV  
A

SHT 7  
OF 17

6. ELECTRICAL SPECIFICATIONS

7601 GENERAL PURPOSE TTL I/O CARD ELECTRICAL TEST SPECIFICATION

MNEM.	PARAMETER	RECOMMENDED OPERATING LIMITS			ABSOLUTE NON-OPERATING LIMITS		
		MIN.	TYP.	MAX.	MIN.	MAX.	UNIT
V <sub>CC</sub>	Supply voltage	4.75	5.00	5.25	0.0	7.00	Volt
T <sub>A</sub>	Free air temp.	0	25	55	-40	75	C

USER WORST CASE ELECTRICAL CHARACTERISTICS OVER RECOMMENDED TEST LIMITS

FOR AN INPUT PORT

MNEM	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>IH</sub>	High Level Input Voltage	2.0			volt
V <sub>IL</sub>	Low Level Input Voltage			0.7	volt
	Hysteresis, (V <sub>T+</sub> - V <sub>T-</sub> )	0.2	0.4		volt
for input current each port line represents 4 LSTTL loads*					

FOR AN OUTPUT PORT

MNEM	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High Level Output Voltage $\triangle$	2.7	3.5		volt
V <sub>OL</sub>	Low level Output Voltage $\triangle$		3.5	0.5	volt
Each output can drive 20 LSTTL loads*					

STD BUS ELECTRICAL CHARACTERISTICS OVER RECOMMENDED TEST LIMITS

MNEM	PARAMETER	MIN	TYP	MAX	UNIT
I <sub>CC</sub>	Supply Current		300	475	mA
	STD BUS Input Load	See Figure 6			
	STD BUS Output Drive	See Figure 6			

$\triangle$  V<sub>CC</sub> = 4.5V I<sub>OL</sub> = 8mA

$\triangle$  V<sub>CC</sub> = 4.5V I<sub>OH</sub> = 400µA

\* 1 LSTTL load = 0.4mA

**PRO-LOG CORPORATION**

**A**

106662

REV	SHT 8
17	OF 17

## 7. MECHANICAL

- Meets all STD BUS general mechanical specifications
- May require one additional card slot width (0.5 inch) for ribbon cable access to port sockets.
- Connectors use low profile 16-pin DIP plugs with heavy duty pins. T and B Ansley catalog No. 609-M165H or equivalent




FIGURE 5 - 7601 ASSEMBLY

PRO-LOG CORPORATION

A

100002

REV  
4

SHT 9  
OF 17

STD/7501 EDGE CONNECTOR PIN LIST					
PIN NUMBER			PIN NUMBER		
OUTPUT (DRIVE)			OUTPUT (DRIVE)		
INPUT (LOADING)**			INPUT (LOADING)**		
MNEMONIC					MNEMONIC
-5 VOLTS	VCC	2	1	VCC	-5 VOLTS
GROUND	GND	4	3	GND	GROUND
-5V		6	5		-5V
D7	1	8	7	1	D3
D6	1	10	9	1	D2
D5	1	12	11	1	D1
D4	1	14	13	1	D0
A15		16	15	1	A7
A14		18	17	1	A6
A13		20	19	1	A5
A12		22	21	1	A4
A11		24	23	1	A3
A10		26	25	1	A2
A9		28	27	2	A1
A8		30	29	2	A0
RD*	1	32	31	1	WR*
MEMRQ*		34	33	1	IORQ*
MEMEX*		36	35	1	IOEXP*
MCSYNC*		38	37		REFRESH*
STATUS 0*		40	39		STATUS 1*
BUSRQ*		42	41		BUSAK*
INTRO*		44	43		INTAK*
NMIRO*		46	45		WAITRO*
PBRESET*		48	47	1	SYSRESET*
CNTRL*		50	49		CLOCK*
PCI	IN	52	51	OUT	PC0
AUX GND		54	53		AUX GND
AUX -V		56	55		AUX -V

\*Designates Active Low Level Logic

\*\* Designates LSTTL Loads

FIGURE 6 - Edge Connector Pin List

PORT  
BIT




FIGURE 7 - Input or Output Port Socket

PRO-LOG CORPORATION

A

106662

REV  
A

SHT 10  
OF 17

## 8. 7601 OPERATING SUBROUTINE MODULES

This section provides flow diagrams and subroutines to operate your 7601 card. These may be used intact, or used as models to construct subroutines for a specific application.

The subroutines are written in 8080-family assembly code and will execute on 8080, 8085, and Z80 processors. The memory addresses selected are compatible with Pro-Log's 7801 (8085A) and 7803 (Z80) processor cards. The 7601 port addresses used are the address jumper selections made when the 7601 is shipped.

To use these subroutines in systems other than those described above, the memory and/or I/O port addresses may require change for compatibility.

The flow diagrams presented can be easily translated into the assembly code used by any microprocessor since they show the steps required to achieve 7601 operation without reference to a particular microprocessor.

The (Check Bits) subroutine will compare the present input port status with the port status from the last time that the port was read.

To use the routine the HL pointer must point to a place in memory where port status is stored. Also the port must be read into the Accumulator before calling the routine.

Upon return from the routine the location that the HL pointer was previously set will contain new port status. Plus the next four locations will contain change status.

Uses Registers A, H and L

M	XX New Data
M + 1	XX Old Data
M + 2	XX Changes
M + 3	XX Bits to Zero
M + 4	XX Bits to One

← Location HL was set to

Memory after Return

The (Set Bit) routine can set a bit or bits on an output port. To use the routine, load the accumulator with the bits that should be changed and set the HL pointer to a place in memory where the port status is stored.

The (Clear Bit) routine can clear a bit or bits on an output port. To use the routine, load the accumulator with the bits that should be changed and set the HL pointer to a place in memory where the port status is stored.


**PRO-LOG CORPORATION**

**A**

106662

REV  
A

SHT //  
OF 17





**PRO-LOG CORPORATION**

**A**

*100662*

RE.  
A

SH 12  
17



**PRO-LOG CORPORATION**

**A**

106662

REV  
A

SMT 13  
OF 17



HEXADECIMAL			MNEMONIC			TITLE 7601	DATE						
PAGE ADR	LINE ADR	INSTR.	LABEL	INSTR.	MODIFIER	COMMENTS							
	0			LDPI	HL	↓ Set Pointer							
	1			-	XX								
	2			-	XX								
	3			IPA		↓ Input New Data							
	4			-	XX								
	5	C5	(check Bits)	PSP	BC	← Save Contents of Regs B and C							
	6	46		LDB	M(HL)	← Put OLD Data in B							
	7	77		STAN	(HL)	← Store New Data							
	8	23		ICP	(HL)	↓ Store OLD Data in Next Location							
	9	70		STBN	(HL)								
	A	AB		XRA	B	← OLD ⊕ NEW = CHANGES	<table border="1"> <tr><td>00001111</td><td>OLD</td></tr> <tr><td>⊕ 01010101</td><td>NEW</td></tr> <tr><td>01011010</td><td>CHANGES</td></tr> </table>	00001111	OLD	⊕ 01010101	NEW	01011010	CHANGES
00001111	OLD												
⊕ 01010101	NEW												
01011010	CHANGES												
	B	23		ICP	HL	↓ Store CHANGES in Next Location							
	C	77		STAN	(HL)								
	D	4F		LDC	A	← Put Changes in C							
	E	78		LDA	B	← Put OLD DATA IN A							
	F	A1		ANA	C	← OLD • CHANGES = Bits to Zero	<table border="1"> <tr><td>00001111</td><td>OLD</td></tr> <tr><td>• 01011010</td><td>CHANGES</td></tr> <tr><td>00001010</td><td>Bits to Zero</td></tr> </table>	00001111	OLD	• 01011010	CHANGES	00001010	Bits to Zero
00001111	OLD												
• 01011010	CHANGES												
00001010	Bits to Zero												
	0	23		ICP	HL	↓ Store Bits to Zero in Next Location							
	1	77		STAN	(HL)								
	2	78		LDA	B	↓ Compliment OLD DATA							
	3	2F		CMA									
	4	A1		ANA	C	← $\overline{OLD} \bullet CHANGES = \text{Bits to ONE}$	<table border="1"> <tr><td>11110000</td><td><math>\overline{OLD}</math></td></tr> <tr><td>• 01011010</td><td>CHANGES</td></tr> <tr><td>01010000</td><td>Bits to ONE</td></tr> </table>	11110000	$\overline{OLD}$	• 01011010	CHANGES	01010000	Bits to ONE
11110000	$\overline{OLD}$												
• 01011010	CHANGES												
01010000	Bits to ONE												
	5	23		ICP	HL	↓ Store Bits to ONE in Next Location							
	6	77		STAN	(HL)								
	7	C1		PLP	BC	← Restore Contents of Regs B and C							
	8	C9		RTS	UN	← Return from Subroutine							
	9												
	A												
	B												
	C												
	D												
	E												
	F												

10662 REV A - 14 SEP 77

USES REG A and B for HL

RAM MEMORY	XX NEW DATA	M
AFTER Return	XX OLD DATA	M+1
(uses 5 locations)	XX CHANGES	M+2
	XX Bits to Zero	M+3
	XX Bits to ONE	M+4

HEXADECIMAL			MNEMONIC			TITLE 7601	DATE
PAGE ADR	LINE ADR	INSTR.	LABEL	INSTR.	MODIFIER	COMMENTS	
	0			LDAI		← LOAD A WITH BIT(S) TO BE SET	
	1			-	XX	↓	
	2			LDPI	HL	← SET MEMORY POINTER	
	3			-	XX		
	4			-	XX	↓	
	5	47	(SET BITS)	LDB	A	← SAVE BITS IN B	
	6	7E		LDA	M(HL)	← GET PRESENT PORT STATUS	
	7	80		ORA	B	← OR IN NEW BITS	
	8	77		STAN	(HL)	← STORE NEW PORT STATUS	
	9	D3		OPA		← SEND NEW DATA TO PORT	
	A	XX		-	XX	↓	
	B	C9		RTS			
	C						
	D						
	E						
	F						
	0			LDAI		← LOAD A WITH BIT(S) TO BE CLEARED	
	1			-	XX	↓	
	2			LDPI		← SET MEMORY POINTER	
	3			-	XX		
	4			-	XX	↓	
	5	2F	(CLEAR BITS)	CMA		← COMPLEMENT BITS AND PUT IN B	
	6	47		LDB	A	↓	
	7	7E		LDA	M(HL)	← GET PRESENT PORT STATUS	
	8	A0		ANA	B	← MASK OF BITS	
	9	77		STAN	(HL)	← STORE NEW PORT STATUS	
	A	D3		OPA		← SEND NEW DATA TO PORT	
	B	XX		-	XX	↓	
	C	C9		RTS			
	D						
	E						
	F						

100462 REV H 15 OF 17


8 7 6 5 4 3 2 1

REVISIONS				
REV. NO.	DATE	DESCRIPTION	DATE	APP.
A		REVISIONS TO ASSEMBLY DRAWING		

D  
C  
B  
A

FIGURE A

FIGURE B



INDICATES PIN NO. 1 OF SOCKETS (TYP).  
 1. FOR ASSY PROCEDURES, SEE AS 1004.  
 NOTES: UNLESS OTHERWISE SPECIFIED.


**REFERENCE ONLY**

ITEM	DESCRIPTION	REF DESIGNATION
1	57K NETWORK	R1 - R7
2	D.I.P. 50V	C2 - C8
3	D.I.P. 25V	C1
<b>PRO-LOG CORPORATION</b>		
1/0 CARD		
DATE: 6/12/78		
BY: J. CLARK		
D 102784		

SCHEMATIC NO. 102783  
 PARTS LIST NO. 102785

102784 (10/1/78)


8 7 6 5 4 3 2 1



REVISIONS				
NO.	DATE	DESCRIPTION	BY	APP.
1	11/17/77	CHANGED BOARD PARTS	J.P.	J.P.

▲ PART NUMBER 100 IN A CONNECTIVE BLOCKS OF 4 PORTS PER BLOCK.  
 ▲ PART NUMBER 100 IN CONSECUTIVE BLOCKS OF 32 PORTS PER BLOCK.  
 NOTES: 1. ALL RESISTORS 40K UNLESS OTHERWISE SPECIFIED.

**REFERENCE ONLY**  
**PRO-LOG CORPORATION**  
 SCHEMATIC, BOARD 1A0  
 ASSEMBLY NO. D102783  
 PART LIST NO. D102783  
 DATE 11/17/77  
 BY J.P.  
 APP. J.P.  
**D102783**



# USER'S MANUAL



2411 Garden Road  
Monterey, California 93940  
Telephone: (408) 372-4593  
TWX: 910-360-7082