

DATE: March 1968
ID CODE: BRH
DRAWING: 391098 (Rev C)
LABEL: POOL
AUTHOR: STVL
SOURCE: SYM I Assembly Language
OBJECT: Relocatable

PURPOSE

There are two non-executable modules which are parts of the 703 MATH SUBROUTINES. One of these is a block of 19 locations used as storage by the various routines. Each location has a label. There are four locations labelled RET1, RET2, RET3 and RET4. These locations are used as temporary storage for the index register return location. There are ten locations labelled TMP1,, TMP9, TMP0. These are used as temporary storage by the executable routines. There are four locations labelled MNT1,, MNT4. These are used as a software register for Double Precision (MNT2, MNT3), for Floating (MNT1, MNT2, MNT3) and for Double Floating (MNT1, MNT2, MNT3, MNT4) arguments.

The label MNT0 refers to the same location as MNT1. There is one word labelled OVFL which is used as a flag to indicate overflow or underflow conditions.

The second non-executable module consists of a set of labelled constants used commonly by various math subroutines. Examples might be:

D1 which is a decimal 1,
B0 which is bit zero of a 16 bit word
M15R which is a 15 bit mask, right adjusted



RAYTHEON

700 PROGRAMMING SYSTEMS

MATH SUBR STORAGE CONSTANTS POOL

QUALITY SOFTWARE

APPENDIX A

ASSEMBLY LISTING

of

MATH SUBR STORAGE CONSTANTS POOL

Drawing No.

391098 (Revision C)

ID Code

BRH

0 021 0*****33 55 END

X-REF

DEF 0 000 0	d0	
DEF 0 007 0	d1	
DEF 0 008 0	dn	
DEF 0 002 0	d1	
DEF 0 009 0	d128	
DEF 0 006 0	d129	
DEF 0 003 0	d2	0 007 0
DEF 0 004 0	d255	
DEF 0 005 0	d256	
DEF 0 006 0	f.1	J 007 0
DEF 0 00D 0	MNT0	0 00D 0
DEF 0 00D 0	MNT1	
418 0 00E 0	MNT2	
418 0 00F 0	MNT3	
DEF 0 010 0	MNT4	
DEF 0 001 0	M15R	
DEF 0 00A 0	N1	
DEF 0 00B 0	N128	
DEF 0 00C 0	OVFL	
DEF 0 011 0	RET1	
DEF 0 012 0	RET2	
DEF 0 013 0	RET3	
DEF 0 014 0	RET4	
DEF 0 015 0	RET5	
DEF 0 016 0	IMP1	
DEF 0 017 0	IMP2	
DEF 0 018 0	IMP3	
DEF 0 019 0	IMP4	
DEF 0 01A 0	IMP5	
DEF 0 01B 0	IMP6	
DEF 0 01C 0	IMP7	
DEF 0 01D 0	IMP8	
DEF 0 01E 0	IMP9	
DEF 0 01F 0	TM10	
DEF 0 020 0	TM11	
DEF 0 021 0	TM12	

NO ERRORS

CARDS SYMBOLS LITR STACK
55 36 61R 0 2



QUALITY SOFTWARE

DATE: March 1968
ID CODE: BLG
DRAWING: 390663 (Rev B)
LABEL: MPYS, MPYA
AUTHOR: JACQ
SOURCE: SYM I Assembly Language
OBJECT: Relocatable

PURPOSE

To multiply two single-word arguments and set their two-word product in the software pseudo-registers MNT2, MNT3. The high word of the product is stored in MNT2. The low word, always given a zero sign bit, is stored in MNT3 and is also left in the accumulator.

Arguments and product are in two's complement form.

USAGE

Calling Sequence

The routine will return to L+1 with the result in the Double Precision Register.

```
L   SMB   MPYS
L   JSX   MPYS
L+1  return
```

Argument Description

The two arguments must be in the hardware accumulator and the least significant half of the Double Precision Register, i. e., in MNT3.

Storage Requirements

External storage in RET1, TMP1, and the software registers MNT2, MNT3.

METHOD

Multiplicand and multiplier are selected so that the multiplicand to work with be positive. If both factors are negative, they are both converted to positive prior to the multiplication. The product is the accumulation of the shifted multiplicand for each bit found true in the multiplier. The multiplier is placed in the index register and each one of its bits is checked as it occupies the rightmost position. Both the multiplier and the accumulation already set in the accumulator are shifted to the right one bit at a time. When the sign bit comes under test, and if it is found negative, the multiplicand is subtracted from the accumulator, than giving a negative product.

ERROR CONDITIONS

Squaring -2^{15} (X'8000') will turn on the overflow flip flop.

RESTRICTIONSEntries

MPYS, MPYA

MPYA is a special entry reserved to the multiple precision multiply subroutines.

Other Routines

None

External Constants

None

Space Used

71 words


Timing


Minimum - 65 cycles

Maximum - 105 cycles

Average - 84 cycles (any argument)

Average - 79 cycles (positive arguments)





RAYTHEON

700 PROGRAMMING SYSTEMS

SP MULTIPLY

QUALITY SOFTWARE

APPENDIX A

ASSEMBLY LISTING

of

SP MULTIPLY

Drawing No.

390663 (Revision B)

ID Code

BLG

```

3 1SP MULTIPLY DN390663 R1
4 ENDC
5 TRUE HARD=1
7 ENDC
8 *TO SELECT PROPER SEQUENCE SWITCH THE 2 'HARD' CARDS
9 HARD EQU 0 SOFTWARE
10 TRUE HARD=2
12 ENDC
13 *****
14 BLK MATH
15 LIBR MPYS,MPYA
16 * MULTIPLICAND IN ACCUMULATOR
17 * MULTIPLIER IN LOCATION 'B'
18 * DOUBLE PRECISION PRODUCT TO SET IN 'A','B'
19 *****
20 TRUE HARD=1
30 ENDC
31 TRUE HARD=0
32 * SOFTWARE MULTIPLY
33 MPYS EQU $ RET1
34 STX RET1
35 SAP
36 JMP NEG
37 LDX MNT3
38 STW MNT3
39 SXE
40 JMP $+2
41 CLK
42 EQU $
43 SRL D 1
44 SXE
45 ADD MNT3
46 SRL D 1
47 SXE
48 ADU MNT3
49 SRL D 1
50 SXE
51 ADU MNT3
52 SRL D 1
53 SXE
54 ADD MNT3
55 SRL D 1
56 SXE
57 ADD MNT3
58 SRL D 1
59 SXE
60 ADD MNT3
61 SRL D 1
62 SXE
63 ADD MNT3
64 SRL D 1
65 SXE
66 ADU MNT3

0 000 0 0000 0000
0 001 0 0810 0000
0 002 0 103C 0000
0 003 0 97FF 9 0 7FF
0 004 0 7003 7 0 003
0 005 0 0850 0850
0 006 0 1008 1 0 008
0 007 0 0100 0100
0 008 0 0008 0008
0 009 0 0850 0850
0 00A 0 A004 A 0 004
0 00B 0 0A21 0A21
0 00C 0 0850 0850
0 00D 0 A00A A 0 00A
0 00E 0 0A21 0A21
0 00F 0 0850 0850
0 010 0 A00D A 0 00D
0 011 0 0A21 0A21
0 012 0 0850 0850
0 013 0 A010 A 0 010
0 014 0 0A21 0A21
0 015 0 0850 0850
0 016 0 A013 A 0 013
0 017 0 0A21 0A21
0 018 0 0850 0850
0 019 0 A016 A 0 016
0 01A 0 0A21 0A21
0 01B 0 0850 0850
0 01C 0 A019 A 0 019
0 01D 0 0A21 0A21
0 01E 0 0850 0850
0 01F 0 A01C A 0 01C

0000 0000
6 0 7FF
1 0 03C
9 0 7FF
7 0 003
0 850
1 0 008
0 100
0 008
0 0850
A 0 004
0 A21
0 0850
A 0 00A
0 A21
0 0850
A 0 00D
0 A21
0 0850
A 0 010
0 A21
0 0850
A 0 013
0 A21
0 0850
A 0 016
0 A21
0 0850
A 0 019
0 A21
0 0850
A 0 01C

```

```

BLG 0001
BLG 0002
BLG 0003
BLG 0005
BLG 0006
BLG 0007
BLG 0008
BLG 0009
BLG 0010
BLG 0011
BLG 0012
BLG 0013
BLG 0023
BLG 0024
BLG 0025
BLG 0026
BLG 0027
BLG 0028
BLG 0029
BLG 0030
BLG 0031
BLG 0032
BLG 0033
BLG 0034
BLG 0035
BLG 0036
BLG 0037
BLG 0038
BLG 0039
BLG 0040
BLG 0041
BLG 0042
BLG 0043
BLG 0044
BLG 0045
BLG 0046
BLG 0047
BLG 0048
BLG 0049
BLG 0050
BLG 0051
BLG 0052
BLG 0053
BLG 0054
BLG 0055
BLG 0056
BLG 0057
BLG 0058
BLG 0059

```

```

SAVE RETURN
TEST SIGN OF MULTIPLICAND
NEGATIVE
PLACE MULTIPLIER IN INDEX
SAVE MULTIPLICAND
MULTIPLIER RIGHTMOST BIT
TRUE - COUNT MULTIPLICAND
FALSE - RESET COUNT
GET TO MULTIPLIER NEXT BIT

```

0 020 0	0A21	0A2 1	67	SRL D 1	BLG 0060
0 021 0	0850	0850	68	SXE	BLG 0061
0 022 0	AD1F	A 0 01F	69	ADD MNT3	BLG 0062
0 023 0	0A21	0A2 1	70	SRL D 1	BLG 0063
0 024 0	0850	0850	71	SXE	BLG 0064
0 025 0	A022	A 0 022	72	ADD MNT3	BLG 0065
0 026 0	0A21	0A2 1	73	SRL D 1	BLG 0066
0 027 0	0850	0850	74	SXE	BLG 0067
0 028 0	A025	A 0 025	75	ADD MNT3	BLG 0068
0 029 0	0A21	0A2 1	76	SRL D 1	BLG 0069
0 02A 0	0850	0850	77	SXE	BLG 0070
0 02B 0	A028	A 0 028	78	ADD MNT3	BLG 0071
0 02C 0	0A21	0A2 1	79	SRL D 1	BLG 0072
0 02D 0	0850	0850	80	SXE	BLG 0073
0 02E 0	A02B	A 0 02B	81	ADD MNT3	BLG 0074
0 02F 0	0A21	0A2 1	82	SRL D 1	BLG 0075
0 030 0	0850	0850	83	SXE	BLG 0076
0 031 0	A02E	A 0 02E	84	ADD MNT3	BLG 0077
0 032 0	0A21	0A2 1	85	SRL D 1	BLG 0078
0 033 0	0910	091 0	86	SLA 0	BLG 0079
0 034 0	0850	0850	87	SXE	BLG 0080
0 035 0	8051	B 0 031	88	SUB MNT3	BLG 0081
0 036 0	77FF	7 0 7FF	89	ST* MNT2	BLG 0082
0 037 0	0140	0140	90	CXA	BLG 0083
0 038 0	0A01	0A0 1	91	SRL	BLG 0084
0 039 0	7035	7 0 035	92	STM MNT3	BLG 0085
0 03A 0	9090	9 0 000	93	LDX RET1	BLG 0086
0 03B 0	1800	1 1 000	94	JMP * 0	BLG 0087
			95		BLG 0088
0 03C 0	0150	0130	96	CAX	BLG 0089
0 03D 0	8039	8 0 039	97	LDM MNT3	BLG 0090
0 03E 0	0820	0820	98	SAM	BLG 0091
0 03F 0	1004	1 0 004	99	JMP MPY2	BLG 0092
0 040 0	0110	0110	100	CMP	BLG 0093
0 041 0	703D	7 0 03D	101	STM MNT3	BLG 0094
0 042 0	0140	0140	102	CXA	BLG 0095
0 043 0	08A0	08A0	103	SND	BLG 0096
0 044 0	1003	1 0 003	104	JMP MPY1	BLG 0097
0 045 0	0110	0110	105	CMP	BLG 0098
0 046 0	1003	1 0 003	106	JMP MPY1	BLG 0099
			107	NTRY MPYA	BLG 0100
			108	ENDC	BLG 0101
			109	NTRY MPYB	BLG 0102
			110	*****	BLG 0103
			111	END	BLG 0104

CLEAR OVERFLOW TOGGLE
 ADOPTED SIGN OF MULTIPLIER
 MINUS - NEGATIVE PRODUCT
 STONE HIGHER WORD OF PRODUCT

STORE LOWER WORD OF PRODUCT

NEGATIVE MULTIPLIER
 GET THE OTHER FACTOR

POSITIVE - MULTIPLICAND
 BOTH FACTORS ARE NEGATIVE
 MULTIPLIER

MULTIPLICAND
 NEGATIVE LIMIT IN MULTIPLIER
 YES - WILL SET PRODUCT SIGN

0 046 0 *****7U

09/27/68

MATH SF MULTIPLY DF390665 B*

X-REF

0000	HARD	0 000 0	0 000 0	0 000 0	0 000 0	0 000 0	0 000 0	0 000 0	0 000 0
EXT 0036	MNT2	0 036 0	0 004 0	0 00A 0	0 010 0	0 013 0	0 016 0	0 019 0	0 019 0
EXT 0041	MNT3	0 003 0	0 01F 0	0 022 0	0 028 0	0 028 0	0 02E 0	0 031 0	0 031 0
		0 01C 0	0 039 0	0 03D 0					
		0 035 0							
LIB 0 008 0	MPYA	0 008 0							
LIB 0 000 0	MPYS	0 000 0							
		0 044 0							
		0 046 0							
		0 03F 0							
		0 004 0							
		0 03C 0							
		0 002 0							
EXT 003A	RET1	0 000 0	0 03A 0						

NO ERRORS

CARDS SYMBOLS LITH STACK

111 9 624 U 6

QUALITY SOFTWARE

DATE: March 1968
ID CODE: BLH
DRAWING: 390665 (Rev C)
LABEL: DIVS
AUTHOR: JACQ
SOURCE: SYM I Assembly Language
OBJECT: Relocatable

PURPOSE

To divide a two-word dividend by a single-word divisor, giving a single-word quotient in the software register MNT3, and a single-word remainder in the software register MNT2. The quotient is also duplicated in the accumulator.

USAGE

Calling Sequence

```
        SMB DIVS  
L      JSX DIVS  
L+1    return
```

The routine will return to L+1.

Argument Description

The divisor must be placed in the hardware accumulator. The dividend must be set in the software registers MNT2, MNT3. In order to conform with the hardware divide, the routine accepts any setting in the sign bit of the lower word (the standard double precision format requires the second sign bit to be zero). Both arguments are in two's complement form.

Storage Requirements

External storage in RET1, TMP1, TMP2, TMP3, and the software registers MNT2, MNT3.

METHOD

The signs of the arguments are saved. When negative, the arguments are converted to their absolute value. The quotient is obtained bit by bit from left to right in an algorithm where the divisor is repeatedly subtracted if it fits, first into the most significant half of the dividend, then into the successive remainders. The contents of the accumulator and index registers are each time shifted one bit position to the left, then the next quotient bit is set true in the rightmost position of the index register for each effective subtraction. The final remainder is set to the original sign of the dividend and stored in MNT2. The quotient is set to its proper sign and stored in MNT3.

ERROR CONDITIONS

Any time the divisor is not found greater in magnitude than the dividend high word, the overflow flip flop is turned on. The arguments are left unaltered upon exit.

RESTRICTIONSEntries

DIVS

Other Routines

None

External Constants

D1 (= 1)
 D2 (= 2)
 B0 (X'8000')
 M15R (X'7FFF')

Space Used

73 words

Timing

Minimum	-	149 cycles
Maximum	-	193 cycles
Average		171 cycles
Average (positive arguments)		164 cycles

RAYTHEON

700 PROGRAMMING SYSTEMS

SP DIVIDE

QUALITY SOFTWARE

APPENDIX A

ASSEMBLY LISTING

of

SP DIVIDE

Drawing No.

390665 (Revision B)

ID Code

BLH (Revision B)

BLM 0068
 BLM 0069
 BLM 0070
 BLM 0071
 BLM 0072
 BLM 0073
 BLM 0074
 BLM 0075
 BLM 0076
 BLM 0077
 BLM 0078
 BLM 0079
 BLM 0080
 BLM 0081
 BLM 0082
 BLM 0083
 BLM 0084
 BLM 0085
 BLM 0086
 BLM 0087
 BLM 0088
 BLM 0089
 BLM 0090
 BLM 0091
 BLM 0092
 BLM 0093
 BLM 0094
 BLM 0095
 BLM 0096
 BLM 0097
 BLM 0098
 BLM 0099
 BLM 0100
 BLM 0101
 BLM 0102
 BLM 0103
 BLM 0104
 BLM 0105
 BLM 0106
 BLM 0107
 BLM 0108
 BLM 0109
 BLM 0110
 BLM 0111
 BLM 0112
 BLM 0113
 BLM 0114
 BLM 0115

DECREMENT LOOP COUNT
 NOT DONE - KEEP IN LOOP
 DONE - POSITION QUOTIENT
 POSITION REMAINDER
 SIGN OF DIVIDEND
 TO GIVE TO REMAINDER
 STORE REMAINDER
 SIGN OF QUOTIENT
 SAVE IN OVERFLOW TOGGLE
 CLEAN QUOTIENT
 STORE QUOTIENT
 NEGATIVE DIVIDEND
 WORK ABSOLUTE VALUE
 KEEP SIGN BIT OF DIVIDEND
 CHECK MAGNITUDE
 OVERFLOW - RESTORE DIVISOR

SUB TMP2
 SAM
 ADD TMP2
 SLC D 1
 SUB TMP2
 SAM
 ADD TMP2
 SLC D 1
 SUB TMP2
 SAM
 ADD TMP2
 SLC D 1
 SUB TMP2
 SAM
 ADD TMP2
 STX MNT3
 LDX TMP1
 DXS 1
 JMP DIVL
 LDX MNT3
 SLC D 1
 SRL 1
 IXS 0
 CMP
 STW MNT2
 CXW
 ORE TMP3
 ADD B0
 CXA M15R
 AND
 SNO
 CMP
 STW MNT3
 LDX RET1
 JMP * 0
 CXA
 CMP
 CAX
 SAZ
 LDW D1
 ADD MNT2
 CMP
 SUB TMP2
 ORE B0
 SAP
 JMP DIV1
 LDW TMP3
 JMP DIVX
 ENDC

 NTRY DIVS
 END

MATH SP DIVIDE DN390665 B'

75 0 01D 0 8018 B 0 01B
 76 0 01E 0 0820 0820
 77 0 01F 0 A01D A 0 01D
 78 0 020 0 0A71 0A7 1
 79 0 021 0 801F B 0 01F
 80 0 022 0 0820 0820
 81 0 023 0 A021 A 0 021
 82 0 024 0 0A71 0A7 1
 83 0 025 0 8023 B 0 023
 84 0 026 0 0820 0820
 85 0 027 0 A025 A 0 025
 86 0 028 0 6013 6 0 013
 87 0 029 0 9012 9 0 012
 88 0 02A 0 0501 05 01
 89 0 02B 0 1012 1 0 012
 90 0 02C 0 9028 9 0 028
 91 0 02D 0 0A71 0A7 1
 92 0 02E 0 0A01 0A0 1
 93 0 02F 0 0400 04 00
 94 0 030 0 0110 0110
 95 0 031 0 700A 7 0 00A
 96 0 032 0 0140 0140
 97 0 033 0 D001 D 0 001
 98 0 034 0 A004 A 0 004
 99 0 035 0 0140 0140
 100 0 036 0 E7FF E 0 7FF
 101 0 037 0 08A0 08A0
 102 0 038 0 0110 0110
 103 0 039 0 702C 7 0 02C
 104 0 03A 0 9000 9 0 000
 105 0 03B 0 1800 1 1 000
 106 0 03C 0 0140 0140
 107 0 03D 0 0110 0110
 108 0 03E 0 0130 0130
 109 0 03F 0 0800 0800
 110 0 040 0 87FF 8 0 7FF
 111 0 041 0 A031 A 0 031
 112 0 042 0 0110 0110
 113 0 043 0 8027 8 0 027
 114 0 044 0 D034 D 0 034
 115 0 045 0 0810 0810
 116 0 046 0 1010 1 0 010
 117 0 047 0 8033 8 0 033
 118 0 048 0 103A 1 0 03A
 119 0 048 0 *****72
 120
 121
 122

 NTRY DIVS
 END

X-REF

EXT 0044	B0	0 004 0	0 034 0	0 044 0					
0 014 0	DIVB	0 011 0							
0 012 0	DIVL	0 02B 0							
0 047 0	DIVD	0 00F 0							
LIB 0 000 0	DIVS	0 000 0							
0 03A 0	DIVX	0 048 0							
0 010 0	DIV1	0 046 0							
EXT 0040	D1	0 040 0							
EXT 0006	D2	0 006 0							
0 000 0	MAHD	0 000 0	0 000 0	0 000 0	0 000 0	0 000 0			
EXT 0041	MNT2	0 00A 0	0 031 0	0 041 0					
EXT 0039	MNT3	0 00B 0	0 013 0	0 028 0	0 02C 0	0 039 0			
EXT 0036	M1PR	0 036 0							
0 03C 0	NEG	0 00C 0							
0 00D 0	PDS								
EXT 003A	REI1	0 000 0	0 03A 0	0 029 0					
EXT 0029	TMP1	0 007 0	0 012 0	0 010 0	0 017 0	0 019 0	0 018 0	0 01D 0	
EXT 0043	TMP2	0 005 0	0 00D 0	0 023 0	0 025 0	0 043 0			
		0 01F 0	0 021 0	0 047 0					
EXT 0047	TMP3	0 001 0	0 033 0						

NO ERRORS

CARDS SHMBOLS LITR STACK
 122 19 622 0 2

QUALITY SOFTWARE

DATE: March 1968
ID CODE: BRJ
DRAWING: 391101
LABEL: ACMY
AUTHOR: JACQ
SOURCE: SYM I Assembly Language
OBJECT: Relocatable

PURPOSE

To add a one-word number to the product of two one-word numbers.

USAGECalling Sequence

L-1 SMB ACMY
L JSX ACMY
L+1 Return

Argument Description

The argument to add to the product is in the software register MNT2. The two factors of the product are in the software register MNT3 and in the hardware accumulator. All three arguments must be positive.

Storage Requirements

External storage RET1, MNT2, MNT3

METHOD

The multiplier is moved from the accumulator to the index register, the contents of MNT2 is set in the accumulator. Using the contents of MNT3 as the multiplicand, the multiplication is initialized, then control is transferred to the multiply routine (MPYS) at entry point MPYA.

RESTRICTIONS

Usage

Strictly restricted to positive arguments.

Entry

ACMY

Other Routines

MPYS

External Constants

None

Space Used

6 words

Timing

78 + 14 cycles

RAYTHEON

700 PROGRAMMING SYSTEMS

SP CUMULATIVE MULTIPLY

QUALITY SOFTWARE

APPENDIX A

ASSEMBLY LISTING

of

SP CUMULATIVE MULTIPLY

Drawing No.

391101

ID Code

BRJ

```

3 'SP CUMULATIVE MULTIPLY DN391101
4 ENDC
5 TRUE HARD=1
7 ENDC
8 *TO SELECT PROPER SEQUENCE SWITCH THE 2 'HARD' CARDS
9 HARD EQU 0 SOFTWARE
10 TRUE HARD=2
12 ENDC
13 *****
14 BLK MATH
15 LIBR ACY
16 * ADD CONTENTS OF 'MNT2' TO PRODUCT
17 * ROUTINE ONLY GOOD WITH POSITIVE VALUES
18 *****
19 TRUE HARD=1
33 ENDC
34 TRUE HARD=0
35 SOFTWARE MULTIPLY
36 ACY EQU $
37 STX RET1 SAVE RETURN
38 CAX RET1 MULTIPLIER
39 LDW MNT2 TO ADD TO COMING PRODUCT
40 SXE
41 ADD MNT3
42 JMP MPYA ENTER MPY ROUTINE
43 ENDC
44 *****
45 NTHY ACY *****
46 END

```

BRJ 0001
BRJ 0002
BRJ 0003
BRJ 0005
BRJ 0006
BRJ 0007
BRJ 0008
BRJ 0009
BRJ 0010
BRJ 0011
BRJ 0012
BRJ 0026
BRJ 0027
BRJ 0028
BRJ 0029
BRJ 0030
BRJ 0031
BRJ 0032
BRJ 0033
BRJ 0034
BRJ 0035
BRJ 0036
BRJ 0037
BRJ 0038
BRJ 0039

```

0000 0000
0 000 0 67FF 6 0 7FF
0 001 0 0130 0130
0 002 0 87FF 8 0 7FF
0 003 0 0850 0850
0 004 0 A7FF A 0 7FF
0 005 0 17FF 1 0 7FF
0 005 0 *****5

```

```

X=REF
LIB 0 000 0 ACY 0 000 0
0000 HARD 0 000 0
EXT 0002 MNT2 0 002 0
EXT 0004 MNT3 0 004 0
EXT 0005 MPYA 0 005 0
EXT 0000 RET1 0 000 0
0 000 0 0 000 0 0 000 0 0 000 0 0 000 0

```

NO ERRORS
CARDS SYMBOLS LITH STACK
46 6 625 U 2