

N^o 17473/001/00

This document was produced by SDC in performance of DOD SD 97

AUTHOR *J. A. Slaybaugh*
J. A. Slaybaugh

NOTE

an internal working paper

DATE PAGE 1 OF 1 PAGE

1 February 1962

System Development Corporation/2500 Colorado Ave./Santa Monica, California

Author Delivered

2/6

HALF-WORD MODE WITH AOR, SOR, AND ATR

Byte activity is independent of mode. That is, mode affects the adders and accumulators, whereas byte activity affects transfers between the exchange and A registers. Therefore, if byte activity is not compatible with mode in a left or right operation, bytes from the unaffected half accumulator will be set into the memory word.

For Example:

AOR, left mode, bytes 0-5 active, displacement zero		
Original memory word	00112233	44556677
Original accumulator	01234567	76543210
New memory word	00112234	76546677
New accumulator	00112234	76543210