

CUSTOMER SERVICE

Page 1 of 1

TEK TIP NO. 65-76-10

Date 1-5-67

Ref. E.O. No. N.A.

<p>Subject: SIGMA 7 CPU ENGINEERING NOTES AND PHASE SEQUENCE CHARTS</p>	<p>Related Model Numbers: 8401 Sigma 7 Central Processor Change Level: E</p>
--	---

<p>Distribution: Customer Service</p>	<p>Void After:</p>
--	---------------------------

Technical Discussion:

Attached are Sigma 7 CPU Engineering Notes and Phase Sequence Charts. These charts are for reference only and reflect the general operation of the Sigma 7 CPU. Simplified equations shown in the phase sequence charts are functional and representative in nature. These equations are not necessarily complete nor are shown as implemented. The specific logic equations must be consulted to determine how a given function is implemented.

The central processor logic equation drawing numbers are:

"FRAME 1"	131971
"FRAME 2"	131972
"FRAME 3"	131973

Attachments: Sigma 7 CPU Engineering Notes and Phase Sequence Charts, pages i, ii, and 1 through 84.

Prepared By: Alan Mitchell Date: 1-5-67

Approved: Alan Mitchell Date: 1-5-67
Product Support Engineer

Approved: Keith Blum Date: 1-5-67
Manager, Product Support Engineering

INDEX

SIGMA 7 INSTRUCTION PHASE SEQUENCE CHARTS

<u>Mnemonic</u>	<u>Code</u>	<u>Instruction-Name</u>	<u>Page</u>	<u>Mnemonic</u>	<u>Code</u>	<u>Instruction-Name</u>	<u>Page</u>
<u>LOAD/STORE</u>				<u>FLOATING-POINT ARITHMETIC</u>			
LI	22	Load Immediate	9	FAS	3D	Floating Add Short	40
LB	72	Load Byte	9	FAL	1D	Floating Add Long	40
LH	52	Load Halfword	9	FSS	3C	Floating Subtract Short	40
LW	32	Load Word	9	FSL	1C	Floating Subtract Long	40
LD	12	Load Doubleword	10	FMS	3F	Floating Multiply Short	45
LGH	5A	Load Complement Halfword	9	FML	1F	Floating Multiply Long	45
LAH	5B	Load Absolute Halfword	9	FDS	3E	Floating Divide Short	50
LCW	3A	Load Complement Word	9	FDL	1E	Floating Divide Long	50
LAW	3B	Load Absolute Word	9	<u>DECIMAL</u>			
LGD	1A	Load Complement Doubleword	17	DL	7E	Decimal Load	80
LAD	1B	Load Absolute Doubleword	11	DST	7F	Decimal Store	80
LS	4A	Load Selective	12	DA	79	Decimal Add	80
LM	2A	Load Multiple	64	DS	78	Decimal Subtract	80
LCFI	02	Load Conditions & Floating Control Immediate	10	DM	7B	Decimal Multiply	80
LCF	70	Load Conditions & Floating Control	10	DD	7A	Decimal Divide	80
XW	46	Exchange Word	13	DC	7D	Decimal Compare	80
STB	75	Store Byte	14	DSA	7C	Decimal Shift Arithmetic	80
STH	55	Store Halfword	14	PACK	76	Pack Decimal Digits	80
STW	35	Store Word	14	UNPK	77	Unpack Decimal Digits	80
STD	15	Store Doubleword	13	<u>BYTE STRING</u>			
STS	47	Store Selective	15	MBS	61	Move Byte String	55
STM	2B	Store Multiple	64	CBS	60	Compare Byte String	55
STCF	74	Store Conditions & Floating Control	14	TBS	41	Translate Byte String	57
<u>ANALYZE/INTERPRET</u>				ETBS	40	Translate & Test Byte String	57
ANLZ	44	Analyze	70	EBS	63	Edit Byte String	60
INT	6B	Interpret	70	<u>PUSH DOWN</u>			
<u>FIXED-POINT ARITHMETIC</u>				PSW	09	Push Word	65
AI	20	Add Immediate	16	PLW	08	Pull Word	65
AH	50	Add Halfword	16	PSM	0B	Push Multiple	65
AW	30	Add Word	16	PLM	0A	Pull Multiple	65
AD	10	Add Doubleword	17	MSP	13	Modify Stack Pointer	65
SH	58	Subtract Halfword	16	<u>EXECUTE/BRANCH</u>			
SW	38	Subtract Word	16	EXU	67	Execute	82
SD	18	Subtract Doubleword	17	BCS	69	Branch on Conditions Set	83
MI	23	Multiply Immediate	26	BCR	68	Branch on Conditions Reset	83
MH	57	Multiply Halfword	28	BIR	65	Branch on Incrementing Register	83
MW	37	Multiply Word	26	BDR	64	Branch on Decrementing Register	83
DH	56	Divide Halfword	32	BAL	6A	Branch and Link	82
DW	36	Divide Word	30	<u>CALL</u>			
AWM	66	Add Word to Memory	21	CAL1	04	Call 1	84
MTB	73	Modify & Test Byte	21	CAL2	05	Call 2	84
MTH	53	Modify & Test Halfword	21	CAL3	06	Call 3	84
MTW	33	Modify & Test Word	21	CAL4	07	Call 4	84
<u>COMPARISON</u>				<u>CONTROL</u>			
CI	21	Compare Immediate	18	LPSD	0E	Load Program Status Doubleword	72
CB	71	Compare Byte	18	XPSD	0F	Exchange Program Status Doubleword	72
CH	51	Compare Halfword	18	LRP	2F	Load Register Pointer	74
CW	31	Compare Word	18	MMC	6F	Move to Memory Control	68
CD	11	Compare Doubleword	17	WAIT	2E	Wait	84
CS	45	Compare Selective	19	RD	6C	Read Direct	74
CLR	39	Compare with Limits in Register	20	WD	6D	Write Direct	74
CLM	19	Compare with Limits in Memory	20	<u>INPUT/OUTPUT</u>			
<u>LOGICAL</u>				SIO	4C	Start Input/Output	76
OR	49	OR Word	21	HIO	4F	Halt Input/Output	76
EOR	48	Exclusive OR Word	21	TIO	4D	Test Input/Output	76
AND	4B	AND Word	21	TDV	4E	Test Device	76
<u>SHIFT</u>				AIO	6E	Acknowledge Input/Output Interrupt	76
S	25	Shift	34				
SF	24	Shift Floating	37				
<u>CONVERSION</u>							
CVA	29	Convert by Addition	63				
CVS	28	Convert by Subtraction	63				

TABLE OF CONTENTS (by page no.)

1	C.P.U. Registers
2	OPCODES (Ov & OL decoding), Register end-bits
3	Adder & carry system
4	PREPARATION PHASES
6	R.C.P. PHASES
9	LI, LW, LH, LB, LCW, LCH, LAW, LAH
10	LD, LCF, LCFT
11	LAD
12	LS
13	XW, STD
14	STW, STH, STB, STCF
15	STS
16	AI, AW, AH, SW, SH
17	AD, SD, LCD, CD
18	CI, CW, CH, CB
19	CS
20	CLM, CLR
21	EOR, OR, AND, AWM, MTW, MTH, MTB
23	MULTIPLY (general info.)
26	MW, MI
28	MH
29	DIVIDE (general info.)
30	DW
32	DH
33	SHIFTS (general info.)
34	S
36	SF
39	FLOATING POINT (general info.)
40	FAL, FAS, FEL, FSS
45	FML, FMS
50	FDL, FDS
55	MBS, CBS
57	TBS, TTBS
60	EBS
63	CVA, CVS
64	LM, STM
65	PLW, PSW, PLM, PSM, MSP
68	MMC
70	INT, ANLZ
72	XPSD, LPSD
74	LRP, RD, WD
76	SIO, TIO, TDV, HIO, AIO
78	INTRAP SEQUENCE
80	DA, DS, DL, DST, DC, DM, DSA, DD, PACK, UNPK
82	EXU, BAL
83	BCS, BCR, BDR, BIR
84	WAIT, CAL1, CAL2, CAL3, CAL4

MISC:


Down-align 1/2WD : see p16, PH1

Down-align BYTE : see p 18, PH1

TESTA : see p16, following PH5

TESTA/1 : see p 18, following PH4

SIGMA 7 CPU REGISTERS



SIGMA 7 OPCODE CHART

LCF1	AI	TTBS	CBS	AD	AW	AH	LCF	OL0
	CI	TBS	MBS	CD	CW	CH	CB	OL1
	LI			LD	LW	LH	LB	OL2
	MI		EBS	MSP	MTW	MTH	MTB	OL3
CAL1	SF	ANLZ	BDR				STCF	OL4
CAL2	S	CS	BIR	STD	STW	STH	STB	OL5
CAL3		XW	AWM		DW	DH	PACK	OL6
CAL4		STS	EXU		MW	MH	UNPK	OL7
PLW	CVS	EOR	BCR	SD	SW	SH	DS	OL8
PSW	CVA	OR	BCS	CLM	CLR		DA	OL9
PLM	LM	LS	BAL	LCD	LCW	LCH	DD	OLA
PSM	STM	AND	INT	LAD	LAW	LAH	DM	OLB
		SIO	RD	FSL	FSS		DSA	OLC
		TIO	WD	FAL	FAS		DC	OLD
LPSD	WAIT	TDV	AIO	FDL	FDS		DL	OLE
XPSD	LRP	HIO	MMC	FML	FMS		DST	OLF
	OU0	OU2	OU4	OU6	OU1	OU3	OU5	OU7

REGISTER END-BITS, ETC.

SHIFT LEFT 1 LOGIC:

$$A31: AXSL1 \times A31EN/2, \text{ [where } A31EN/2 = B0.FAMDSF/1 + S0.ALCYC + K4G.FAFLD.PH12 \text{]}$$

$$B31: BxBL1 \times B31EN/1, \text{ [where } B31EN/1 = Bc31 + S0.FASHFX.C22.C23 + B0.NFAMDSF \text{]}$$

$$+ DxNC.FADIV.PH11 + K4G.FAFLD.PH11$$

SHIFT LEFT 4 LOGIC:

$$A28-31: AXSL4 \times A28-31EN/1, \text{ [where } A28-31EN = B0-3.(FASH.C23 + FAFLM.PH13) + A0-3.ALCYC \text{]}$$

$$B28-31: BxBL4/1 \times S0-3, \text{ [where } BxBL4/1 = BxBL4.FASHFX.C22.C23 \text{]}$$

SHIFT RIGHT 2 LOGIC:

$$A47: AXPRR2F (A47 + D46)$$

$$A48: " (A47 \oplus D46)$$

$$A0: " .PR70 + AXPRR2.A0EN/1,$$

$$\text{ [where } A0EN/1 = (A0 + D71)(FASHFX.C21 + FAMUL) + B30(FASHFX.C22.C23) + A30.ARCYC$$

$$A1: " .PR71 + AXPRR2.A1EN/1$$

$$\text{ [where } A1EN/1 = (A0 \oplus D71)(") + B31(") + A31. "$$

$$B47: \text{ cleared by MIT FAFLM}$$

$$B48,49: RN.MIT.FAFLM \leftarrow (\text{sign pad})$$

$$B0: BxBR2.FAMDSF.PR30.N(FAMDSF/M.NMIT) + BxBR2.NFAMDSF.B30$$

$$B1: " . " .PR31.N(") + " . " .B31$$

$$B2: " . " .(PR32 \oplus Q33) + " . " .B0$$

$$B3: " . " .(B1 \oplus BCI \oplus C533) + " . " .B1$$

$$B4: " .(MIT.FAFLM).B70 + " .N(MIT.FAFLM).B2$$

$$B5: " .(").B71 + " .N(").B3$$

$$B8,9: " .(short.FAFLM).RN \leftarrow (\text{sign pad}) + " .N(short.FAFLM).B6,7$$

$$BC31: SFTR2.B30, \text{ etc. (for long, non-cyclic, odd-numbered, fixed point shifts)}$$

SHIFT RIGHT 4 LOGIC (floating-point only):

$$A47,48,49 \text{ are cleared by AXSR4}$$


$$A50: AXSR4.(FMOF.A4731Z)$$

$$B0,1,2: (FAFLD.PH10).S28,29,30$$

SHIFT INSTRUCTION CONTROL BITS: C21 ⇒ ARITHMETIC, C22 ⇒ CYCLIC, C23 ⇒ LONG


ALCYC = FASHFX.C22.Nc23 + NFAMDSF
 ARCYC = ALCYC.NANLZ

ADDER MODULE (1/2):




NOTE: when SXX and SXPR are high (SXADD case)
 $S = N(PR.K).(PR+K)$,
 which reduces to
 $PR \oplus K$

CARRY MODULE (1/2) AS USED FOR K4, K5, K6:



CARRY STRUCTURE:



PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE1 T4RL	<p>P → Q Reset A and E registers NINTRAPF ⇒ Reset B D12-14 → LR Set Request from C ⇒ Set ARQ Indexed ⇒ Set IX Indexed. Byte Add. ⇒ (RR) → A right 2 Indexed. HW Add ⇒ (RR) → A right 1 Indexed. Word Add ⇒ (RR) → A Indexed. DW Add ⇒ (RR) → A left 1 Not Indexed. PRERQ ⇒ Set RQ Indirect. Not immediate ⇒ RQC Not Indexed. Operand required ⇒ RQC</p> <p>Provide timing differential between Address to Memory and Memory Request.</p> <p>RQC. Single Clock Mode ⇒ MRQ Indirect. C31 ⇒ 1 → LB31 Not Indirect. Two Operands ⇒ 1 → LB31 Some Immediate Instr ⇒ Set PHI All other Instructions ⇒ Set PRE2 Disable ENDE</p> <p>Select Timing Signal to Rate Meter</p> <p>Trapping Logic: Illegal Opcode Slave. Priv. Inst Non Implemented</p>	<p>QXP = PRE1 . NANLZ AX/I = PRE1, EX/I = PRE1 BX/I = PRE1. NINTRAPF (S/LRXD) = 0XC S/ARQ = RQC S/IX = INDX. PRE1 AXRRR2 = 0U7. INDX. PRE1 AXRRR1 = 0U5. INDX. PRE1 AXRR = FAW. INDX. PRE1 AXRRL1 = FADW. INDX. PRE1 S/RQ = PRERQ. NIA. PRE1. NINDX RQC = CO. PRE1. (C3 + C4 + C5) RQC = PRE1. NINDX. PREOPRQ/1. NANLZ + PRE1. NINDX. PREOPRQ/2. NANLZ ATE = RQC. MAP. TP140. NKSC + RQC. NMAP. TP100. NKSC + MAP. NCRG. (TR240. NTR270) + NMAP. NCRG. (TR180. NTR210) + CRG. (TR100. NTR140) MRQ = RQC. KSC LB31/2 = LMXC. C31. NAG LB31/2 = PREFADG. LMXC. NCO (S/PHI/1) = PREIM. PRE1 S/PRE2 = NPREIM. PRE1. N(S/INTRAPF) ENDE = I. NENDE I. PRE1 T4RL = PREP RATE/L = PRE1 RWDIS = PRE1 (S/TRAP/1) = FAIL. (PRE1. NANLZ) + FAPRIV. (PRE1. NANLZ). NMASTER + FANIMP. (PRE1. NANLZ) S/TRACC1 = FAIL. PRE1. NANLZ. NTRAP S/TRACC3 = FAPRIV. PRE1. NMASTER. NANLZ. NTRAP S/TR31 = FANIMP. (PRE1. NANLZ)</p>	<p>0XC = ENDE (Previous Phase) NINDX = .NC12. NC13. NC14 +. (NC3. NC4. NC5) RQC = Use Address from C for LCFI, AI, LI, CBS, MBS, EBS Fast cutoff of ENDE signal</p>

PREPARATION

1 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE2 T4RL Add Rel	<p>Not Indirect ⇒ D+A → S ⇒ S → P ⇒ Reset IX ⇒ Reset A ⇒ Reset D Indexed. Not Indirect ⇒ Set ARQ Indexed. PRERQ ⇒ Set RQ Indirect ⇒ Set DRQ ⇒ Go to PRE3 Two Operands. Indexed ⇒ Go to PRE3 Indirect. Not Indexed. Opr Reg ⇒ Set AG Not Indirect. Opr Reg ⇒ MRQ Not Indirect. Not two Opr ⇒ To PHI Not Indirect. Not Indexed. Two Opr ⇒ To PHI (S/PHI) ⇒ set EXU AG. PRED0 ⇒ 1 → LB31 enable T4RL clock Two Operands. Indexed ⇒ S/LB31/1</p>	<p>SXADD = (PRE2. NIA). NSDIS PXS = (PRE2. NIA) R/IX = (PRE2. NIA) AX/I = (PRE2. NIA) DX/I = (PRE2. NIA) S/ARQ = (PRE2. NIA). IX S/RQ = (PRE2. NIA). IX. PRERQ S/DRQ = PRE2. IA + PRE2. NIA. OPRQ S/PRE3 = PRE2. IA. N(S/INTRAPF) S/PRE3 = PRE2. PRED0. IX. N(S/INTRAPF) S/AG = PRE2. IA. NIX. OPRQ. NANLZ MRQ = (PRE2. NIA). PRED0. NANLZ (S/PHI/1) = NPRED0. (PRE2. NIA) (S/PHI/1) = PRED0. NIX. (PRE2. NIA) S/EXU = (S/PHI/1). NCLEAR LB31/2 = LMXC. AG. PRED0 T4RL = PREP S/LB31/1 = PRE2. NIA. PRED0. IX</p>	<p>N(PRED0. IX). NFABRANCH via (S/AG/1) + PRE2. NIA. OPRQ. NANLZ</p>
PRE3 T4RL Data Rel	<p>Indirect ⇒ C → D Reset IA Indirect. NAG ⇒ To PRE2 AG ⇒ To PRE4 Set AG Not Indirect ⇒ MRQ ⇒ Set DRQ ⇒ Go to PHI Enable T4RL Clock</p>	<p>DXC/6 = IA. PRE3 R/IA = (PRE3 + CLEAR) S/PRE2 = PRE3. NAG. IA. N(S/INTRAPF) S/PRE4 = PRE3. AG. N(S/INTRAPF) S/AG = PRE3 MRQ = PRE3. NIA. NANLZ S/DRQ = PRE3. NIA (S/PHI/1) = PRE3. NIA T4RL = PREP</p>	


PREP.

2 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE4 T4RL	set AG Memory Request Go to PRE2 (with IA reset) PRERQ ⇒ Set RQ set ARQ Select T4RL Clock Two operands. LMXC. not long floating ⇒ 1 → LB31	S/AG = PRE4 RQC = PRE4 S/PRE2 = PRE4 . N(S/INTRAPF) S/RQ = PRE4 . PRERQ S/ARQ = RQC T4RL = PREP LB31/2 = LMXC . AG . PREDO . N (FAFL.N02)	

PREP.

3 of 4



4 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PCP2 PCP3	NO CONTROL SWITCH ACTIVATED ⇒ Reset HALT FF.	R/HALT = .PCP2.NKAS/B	
	D → DISPLAY LIGHTS	NSXD = .PCP2.NRESET/B.NSDIS	
TGL	HALT . ANY CONTROL SWITCH, OTHER THAN CPU RESET, ACTIVATED ⇒ GO TO PCP2.PCP3	S/PCP3 = .PCP2.NHALT.NCLEAR.KAS/1.KAS/2.NPCP3 + .PCP2.NHALT.NCLEAR.CLEARMEM.NPCP3	
	INTERRUPT REQUEST . RUN . NOT PARITY ERROR HALT . NOT ADDRESS STOP HALT ⇒ Reset HALT FF	R/HALT = (INT.NDCSTOP).PCP2.KRUN/B	
	CPU RESET ⇒ X'02000000' → D ⇒ X'25' → Q ⇒ 0 → PSW1 (excluding Q) ⇒ 0 → PSW2 ⇒ 0 → P ⇒ set HALT	NDX/1 = .RESET S/D6 = .RESET/B S/Q26 = .RESET/B (also Q29 f Q31) QX12 = .RESET QX13 = .RESET PSW1XS = .RESET PSW2KD = .RESET PX/1 = .CLEAR S/HALT = RESET	No Op Instruction → D typical term

PCP PHASES

1 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PCP2 PCP3	Q → P	NPXQ = .PCP3	
	INSERT PSW1 or PSW2 ⇒ D → S → A	NSXD = .PCP3.KPSW/B NAXS = .PCP3.KPSW/B	
TGL	GO TO PCP4	S/PCP4 = .PCP3.(NPCP7.NENDE) R/PCP2 = .PCP3 R/PCP3 = . S/TBL = PCP3.(KPSW/B + NKIDLE/B)	

PCP

2 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PCP4 TGL TBL	CLEAR DATA $\Rightarrow 0 \rightarrow D$	NDX/1 = .PCP4 . KCLEAR/B	
	ENTER DATA \Rightarrow DATA SWITCHES $\rightarrow D$	NDXK = .PCP4 . KENTER/B	
	DISPLAY SELECT ADDRESS + STORE SELECT ADDRESS \Rightarrow SELECT ADDRESS $\rightarrow P$	NPXK = +.PCP4 . KDISPLA/B +.PCP4 . KSTOR/B	
	LOAD $\Rightarrow 20_{16} \rightarrow P$	NPX20 = .PCP4 . KFILL/B	
	RUN + STEP $\Rightarrow D \rightarrow S \rightarrow C$	NSXD = .PCP4 . NKIDLE/B N(S/CXS) = .PCP3 . NKIDLE/B	
	INSERT PSW1 $\Rightarrow P \rightarrow S \rightarrow C \rightarrow D$ \Rightarrow PSW1 $\rightarrow D$	NEXP = .PCP4 . KPSW1/B N(S/CXS) = .PCP3 . KPSW/B NDXC/6 = .PCP4 . KPSW1/B NDXPSW1 = .PCP4 . KPSW1/B	
	INSERT PSW2 \Rightarrow PSW2 $\rightarrow D$	NDXPSW2 = .PCP4 . KPSW2/B	
	INCREMENT INST. ADDR $\Rightarrow P+1 \rightarrow P$ \Rightarrow Set DRQ \Rightarrow Set Request	NPCTP1 = .PCP4 . KINCRE/B N(S/DRQ) = .PCP4 . KINCRE/B NMRQ = .PCP . (S/DRQ)	
	DISPLAY OR STORE \Rightarrow Set DRQ \Rightarrow Set Request	NCS/DRQ = +.PCP4 . KSTOR/B +.PCP4 . KDISPLA/B	
	GO TO PCP5	R/PCP4 = . S/PCP5 = .PCP4 . (NPCP7 . NENDE)	

PCP

3 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PCP5 TGL	RUN + STEP \Rightarrow ENDE $\Rightarrow P+1 \rightarrow P$ $\Rightarrow C \rightarrow D$ $\Rightarrow C \rightarrow R$ $\Rightarrow C \rightarrow \emptyset$ \Rightarrow GO TO PRE1	NENDE = .PCP5 . NKIDLE/B PCTP1 = .ENDE NDXC/6 = .ENDE NORXC = .ENDE NORXC = .ENDE S/PRE1 = .ENDE . NHALT . N(S/INTRAPP)	Implemented as: PCTP1 = I . NPCTP1 . NENDE I . PCTPIDIS
	STORE $\Rightarrow D \rightarrow S \rightarrow MB$ \Rightarrow Write Word \Rightarrow Inhibit Protect Fail	NSXD = .PCP5 . KSTOR/B NMW = .PCP5 . KSTOR/B PROTD = .FAILD . NPCP5	
	DISPLAY $\Rightarrow C \rightarrow D$	NDXC/6 = .PCP5 . KDISPLA/B	
	INCREMENT INST ADDR $\Rightarrow C \rightarrow D$ $\Rightarrow P \rightarrow Q$	NDXC/6 = .PCP5 . KINCRE/B NQXP = .PCP5 . KINCRE/B	
	INSERT PSW1 OR PSW2 \Rightarrow DATA SWITCHES $\rightarrow D$	NDXK = .PCP5 . KPSW/B	
	LOAD \Rightarrow Set DRQ \Rightarrow Set Request	N(S/DRQ) = .PCP5 . KFILL/B NMRQ = .PCP . (S/DRQ)	
	RUN OR STEP \Rightarrow GO TO PCP6 . PCP7	S/PCP6 = .PCP5 . (NPCP7 . NENDE) R/PCP5 = .	

Data
Rel.

PCP

4 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PCP6 PCP7	INSERT PSW1 ⇒ D → S → P ⇒ S → PSW1	NSXD = .PCP6 .NPCP7 .KPSW1/B .NDIS NPXS = .PCP6 .NPCP7 .KPSW1/B PSW1XS = .PCP6 .NPCP7 .KPSW1/B	
T6L	INSERT PSW2 ⇒ D → PSW2	PSW2XD = .PCP6 .NPCP7 .KPSW2/B	
	CLEAR MEMORY ⇒ Set DRQ ⇒ Set Request ⇒ Write Word ⇒ P+1 → P ⇒ Inhibit Crossover ⇒ Inhibit Protect Fail ⇒ Stay in PCP6 ⇒ P → Q	N(S/DRQ) = .PCP6 .CLEARMEM NMRQ = .PCP .(S/DRQ) NMW = .PCP6 .CLEARMEM NPCTP1 = .PCP6 .CLEARMEM CRB = .NCLEARMEM .(Address 0 thru 15) PROTD = .FAILD .NPCP6 S/PCP7 = .(S/PCP7) .(NPCP7 .NENDE) (S/PCP7) = (.PCP6 .NCLEARMEM) .NKFILL/B (R/PCP6) = PCP7 QXP = CLEARMEM N(S/DRQ) = .PCP6 .NPCP7 .KFILL/B NMRQ = .PCP .(S/DRQ) NMW = .PCP6 .KFILL/B NPCTP1 = .PCP6 .KFILL/B STI = .KFILL/B .P28 PROTD = .FAILD .NPCP6 (S/PCP7) = .P28 .PCP6 .NCLEARMEM	typical term
	LOAD ⇒ Set DRQ ⇒ Set Request ⇒ Write Word ⇒ P+1 → P ⇒ Force Load Bootstrap on S ⇒ Inhibit Protect Fail ⇒ GO TO PCP6.PCP7 for write in 2916	(S/PCP7) = (.PCP6 .NCLEARMEM) .NKFILL/B	
	CLEAR MEMORY + FILL ⇒ GO TO PCP6.PCP7		
	Reset AHCL	AHCL = N(AHCL) NAHCL = N(AHCL .NPCP6)	
Data Rel.			

PCP

5 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PCP6 PCP7	CLEAR MEMORY ⇒ SAME AS PCP6.NPCP7		
T6L	LOAD ⇒ write Word ⇒ P+1 → P ⇒ Force Fill Bootstrap on S ⇒ Inhibit Protect Fail	NMW = .PCP6 .KFILL/B NPCTP1 = .PCP6 .KFILL/B STI = .KFILL/B .P28 PROTD = .FAILD .NPCP6	typical term
	GO TO PCP1	(S/PCP1) = .PCP7 .NPCP3 (R/PCP6) = .PCP7 + RESET (R/PCP7) = .	
	INSERT PSW1 or PSW2 ⇒ A → S → C → D P → Q	DXC/6 = .PCP7 .KPSW/B (S/LXS) = .PCP6 .KPSW/B SXA = .PCP7 .KPSW/B QXP = .PCP7 .KPSW/B	
Data Rel.			
PCP1	Set INTRAPF FF ⇒ Go to PCP2.PCP3	(S/PCP2) = .PCP1 .NCLEAR .NPCP3 R/PCP1 = .	
T6L	set HALT F.F.	S/HALT = .PCP1	

PCP

6 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
	LI (22) LW (32) LH (52) LB (72) LCW (3A) LCH (5A) FAS26 (also covers LAW) FAS23 FAS21 (" " LAW, LAH) PRERQ (" " " " , LCF, AW, AH, SW, SH, CW, CH, CB, CLR, EOR, OR, AND)		
ENDP	LI ⇒ { C12 → D0011, C1231 → D1231 MRQ (access next instr. f(P)) NLI ⇒ S/RQ (" " " " f(Q))	DXC/4 = 0U2.(N04.N05.N07).PRE1 MRQ = (0U2.(N04.N05.N07)+(N01.N03).0L2).NANLZ.PRE1 S/RQ : f(P, PRERQ)	(also covers AI)
PHI TARL	NLI ⇒ Q → P LI ⇒ (D already contains info) LW ⇒ C → D LH ⇒ CH → D (down-aligned) LB ⇒ CB → D (" " " ") LCW ⇒ NC → D, 1 → CS31 LCH ⇒ { NC → D (down-aligned) 1 → CS31 S/DRQ S/PHS S/TIOL	PXQ = PRERQ.PHI DXC/6 = 0U3.(N04.N05).PH1 DXC/5 = 0U5.(").PH1 DXCBP = 0U7.(").PH1 DXNC/1 = (N01.03).(04.N05.N07).PH1 DXNC/3 = (0U5.(").PH1) CSx1/8 = (") S/DRQ = (FAS23.PHI) BRPHS = (") S/TIOL = (")	(also covers AW, CW, MTH)
PHS TIOL	D + CS31 → S ENDE S → RW S → A } CC3, 4 contr. S/TESTA LCW ⇒ { 1 → CC2 if overflow TRAP to 67 if overflow.AM	SXADD = (FAS21.PHS); ENDE = FAS21.PHS RW = (") AXS = (") S/TESTA = (") S/CC2 = PROBEVER.OVER; Rcc2 = PROBEVER S/TRAP = TROVER; S/TR30 = S/TR31 = TROVER.N(S/TRACC4/1)	OVER = f(ND0.K0) PROBEVER = FAS26.PHS TROVER = PROBEVER.OVER.AM

LI (22), LW (32), LH (52), LB (72), LCW (3A), LCH (5A)

1 of 1

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
	LAW (3B) LAH (5B) (Load Absolute Values) FAS10 FAS21 (also covers LI, LW, LH, LB, LCW, LCH) FAS26 (" " LCW) PRERQ (" " LW, LH, LB, LCW, LCH, LCF, AW, AH, SW, SH, CW, CH, CB, CLR, EOR, OR, AND)		
ENDP	S/RQ (access next instr. f(Q))	S/RQ : f(P, PRERQ)	
PHI TARL	MB → C C → D if LAW CH → D " LAH (down-aligned) Q → P S/T4L	(preparation) DXC/6 = (N01.03).0LB.PHI DXC/5 = 0U5.(N05.06.07).PH1 PXQ = PRERQ.PHI S/T4L = FAS10.PHI	(also covers LAD)
PH2 T4L	S/NGX if D is negative S/DRQ S/PHS S/TIOL	S/NGX = (FAS10.PH2).DO S/DRQ = (") S/PHS = (") S/TIOL = (")	
PHS TIOL	ENDE D → S if D is pos. -D → S " " " neg. S → RW S → A } CC3, 4 contr. S/TESTA LAW ⇒ { 0 → CC2 1 → CC2 if overflow } EW = -2 ³¹ TRAP to 67 if overflow.AM	ENDE = (FAS21.PHS) SXADD = (") + NFAMDSF.NGX ← via SXADD/1 (negate case) RW = (") AXS = (") S/TESTA = (") R/CC2 = PROBEVER = FAS26.PHS S/CC2 = FAS10.PHS.K0 ← (impossible if LAH) S/TRAP = TROVER; S/TR30 = S/TR31 = TROVER.N(S/TRACC4/1);	(note: OVER is inhibited by FAS10 since it is unsuitable for negation using NGX) TROVER = FAS10.PHS.AM.K0

LAW (3B), LAH (5B)

1 of 1

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
X	LD (12) Load Doubleword	PRED0, FAS16, FULD	
PH1 T4RL	MBv1 → C C → D S/LR31/2 S/RQ (access next instr. f(Q)) S/DRQ (For access EW) S/PH3 S/TBL	(prep.) DXC/6 = (NO1.03).(NO4.NO5.NO7).PH1 S/LR31/2 = (001.(NO5.NO7).PH1) S/RQ = (" ") S/DRQ = PRED0.PH1 BRPH3 = (FULD.PH1) S/TBL = (")	(also covers AD, AW, LW) (" " AD, SD, LCB) (" " " " ") (request set by prep.)
PH3 TBL	D → S (EWv1) S → RWv1 S → A (for zero test) MB → C C → D Q → P S/DRQ S/PH5 S/TBL	SXD = (FULD.PH3) RW = (") AXS = (") (see PH1) DXC/6 = (") PXQ = PRED0.PH1 S/DRQ = (FAS16.PH3) BRPH5 = (") S/TBL = FULD.PH3	
PH5 TBL	ENDE D → S (EW) S → RW S → A I → A31 if A ≠ 0 } CC3, 4 contr. S/TESTA } (note: A contains EWv1)	ENDE = (FAS16.PH5) SXD = FULD.PH5 RW = (FAS16.PH5) AXS = (") A31X1 = FULD.PH5.NA0031Z S/TESTA = FAS16.PH5	

LD (12)

} of 1

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
X	Load Conditions and Floating Control: LCF (70) LCFI (02)	FAS17 = 007.0L0 + 000.0L2 PRERQ = (01.03).(NO4.NO5).NOL3.NANLE	
ENDP	S/RQ if LCF (access next instr. f(Q)) MRQ if LCFI (" " " f(P))	S/RQ = f(PREERQ) MRQ = (NO1.NO3).0L2.NANLE.PREI	(also covers LI)
PH1 T4RL	MB → C ; CB → D (down-aligned) if LCF (D contains instr. if LCFI) S/NPRX (for D2431 → S0007 in PH2) S/DRQ Q → P if LCF S/TBL (for buffered S's → CC's)	DXCBP = 007.(NO4.NO5).PH1 (DXC/6 raised by previous ENDE) S/NPRX = FAS17.PH1 S/DRQ = FAS17.PH1 PXQ = PH1.PREERQ S/TBL = FAS17.PH1	(align. f(P32,P33)) (already down aligned)
PH2 TBL	ENDE D2431 → K2330 → S0007 S0 → CC1 } S1 → CC2 } if BIT 10 = 1 S2 → CC3 } (stored in R30) S3 → CC4 } S5 → FS } S6 → FZ } if BIT 11 = 1 S7 → FNF } (stored in R31)	ENDE = (FAS17.PH2) SXUAB = (") S/CC1 = S0.CCXS } S/CC2 = S1.CCXS } CCXS = FAS17.PH2.R30 S/CC3 = S2.CCXS } S/CC4 = S3.CCXS } S/FS = S5.FSZNXS } S/FZ = S6.FSZNXS } FSZNXS = FAS17.PH2.R31 S/FNF = S7.FSZNXS }	(up-align byte) resets = CCXS resets = FSZNXS

LCF(70), LCFI(02)

} of 1

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
X	LAD (1B) Load Absolute Double word	FAS16, FAS19, PRED0, FULAD	
PH1 TBL	MBv1 → C C → D S/NGX S/DRQ (for access EW)	(PREP.) DXC/6 = (N01.03), 0LB S/NGX = FULAD.PH1 S/DRQ = (PRED0.PH1)	(request set by prep.)
PH2 T6L	-D → S S → A NK00 → S00 → K00H MB → C S/LR31/2 S/T8L	SXADD = FAS16.PH2 + NGX.NFAMDSF AXS = FAS16.PH2 (normal action) (see PH1) S/LR31/2 = (FULAD.PH2) S/T8L = (")	
PH3 TBL	NCO → D → S CO → A → S S → RWv1 S/BWZ if A ≠ 0 (for 1 → AB1 in PH5) O → A NCO → C → D CO → { NC → D NK00H → CS31 (stored end carry)	SXD = (FULAD.PH3), NCO SXA = ("), CO RW = (") S/BWZ = NAO031Z.(S/BWZ/1) ← FAS16.N0L9.P.H3; R/BWZ = CLEAR AX/1 = FAS19.PH3 DXC/6 = (FULAD.PH3), NCO DXNC = ("), CO CSX1/8 = ("), CO, NK00H	+EW → +(EWv1) → Rv1 - " → -(") → Rv1

LAD (1B)

1 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH3 TBL	(Continued) Q → P MRQ/1 } access next instr. S/DRQ S/PH5 S/TIOL	PXQ = MRQ/1 + PRED0.PH3 MRQ/1 = FULAD.PH3 S/DRQ = (FAS16.PH3) BRPH5 = (") S/TIOL = FAS19.PH3	redundant Q → P is for mechanization convenience
PH5 TIOL	ENDE D + CS31 → S S → RW S → A CC3,4 contr. { 1 → AB1 if A ≠ 0 in PH3 S/TESTA O → CC2 1 → CC2 if overflow TRAP to 67 if overflow, AM	ENDE = (FAS16.PH5) SXADD = FAS19.PH5 RW = (FAS16.PH5) AXS = (") AB1X1 = FAS16.BWZ S/TESTA = FAS16.PH5 R/CC2 = (PROBEOVER) = FAS19.PH5 S/CC2 = ("), OVER S/TRAP = (TROVER) S/TR30 = ("), N(S/TRACC4/1) S/TR31 = ("), N(") where (") = PROBEOVER, AM, OVER	+EW → EW → R -EW → NEW + e.c. → R (render A ≠ 0 if l.s.w. ≠ 0) OVER = f(NAO, NDO, KO) assured by: O → A C → D if NCO NC → D if CO } in PH3

LAD

2 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
LS (4A)	$EW \wedge (Rv1) \vee R \wedge N(Rv1) \rightarrow R$ (reduces to $EW \wedge R \rightarrow R$ if R is odd), $>0 \rightarrow CC3$, $<0 \rightarrow CC4$		FAS6, FAS15
ENDP	S/LR31/2	S/LR31/2 = PRE2.NIA.FULS	
PH1 T4L	MB \rightarrow C C \rightarrow D RRv1 \rightarrow A S/NPRX (for A \rightarrow D \rightarrow S) S/T4L	(PREP.) DXC/6 = FAS6.PH1 AXRR = FAS15.PH1 S/NPRX = FAS6.PH1 S/T4L = FULS.PH1	
PH2 T4L	A \wedge D \rightarrow S S \rightarrow B } $EW \wedge (Rv1) \rightarrow B$ 1's \rightarrow CS } 0 \rightarrow D } for N(Rv1) \rightarrow C \rightarrow D S/CXS } S/PH4 }	SXPR = NPRX BXS = FAS6.PH2 CSX1 = (FULS.PH2) DX/1 = (") S/CXS = (") BRPH4 = (")	
PH4 T6L	A \oplus CS \rightarrow S S \rightarrow C C \rightarrow D } N(Rv1) \rightarrow D RR \rightarrow A S/NPRX S/DRQ } for next instr. MRQ/1 } S/TBL }	SXPR = (FULS.PH4) (CXS is on) DXC/6 = (") AXRR = (") S/NPRX = (") S/DRQ = (FAS6.PH4) MRQ/1 = (") S/TBL = FULS.PH4	

LS (4A)

1 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH5 T6L	ENDE A \wedge D \rightarrow S (R \wedge N(Rv1)) B \rightarrow S (EW \wedge (Rv1)) S \rightarrow RW S \rightarrow A S/TESTA	ENDE = FAS15.PH5 SXPR = NPRX SXB = FULS.PH5 RW = (01.N02),(04.N05,06).PH5 AXS = (FAS15.PH5) S/TESTA = (")	

LS

2 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
X	Exchange Word : (R ↔ EWL) XW (46)	FAS9 = 004.0LL	(also covers EOR, OR, AND)
PH1 T4RL	MB → C C → D RR → A MRQ } for write S/DRQ } S/TBL (insig considering DRQ; mech. conv.)	(preparation) DXC/L = (FAS9, PH1) AXRR = (") MRQ = FUXW, PH1 S/DRQ = (FAS9, PH1) S/TBL = (")	(also covers AWM) (needed for EOR, OR, AND)
PH2 TBL	A → S S → MB (R ↔ EWL) MRQ/I } for next instr. S/DRQ } S/TBL	SXA = (FAS9, PH2) MW = (") MRQ/I = (") S/DRQ = (") S/TBL = (")	(FAS9, PH2 implies XW only since EOR, OR, and AND skip PH2)
PH3 TBL	ENDE D → S S → RW (EW → R) S → A } cc3, 4 contr. S/TESTA }	ENDE = (FAS9, PH3) SxD = FUXW, PH3 RW = (FAS9, PH3) AXS = (") S/TESTA = (")	

XW (46)

1 of 1

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
ENDP minus 1	S/LR31/2	S/LR31/2 = (PRE1, NIA + PRE3, IA), FAFRR ← 0011.0LS	
ENDP	RRv1 → A MRQ } for write S/DRQ } S/LB31/1	AXRR = FAS14(PRE2, NIA) MRQ = (FUSTD, ("), NANLZ) S/DRQ = (") S/LB31/1 = (")	
PH1 T4RL	A → S S → MBv1 } Rv1 → MWv1 RR → A MRQ } for write S/DRQ } S/PH4 S/T4L (insig)	SXA = (N01.03), 0LS, PH1 MW = (N01.03), 0LS, PH1 AXRR = (FUSTD, PH1) MRQ = (") S/DRQ = 03.0LS, PH1 BRPH4 = (FUSTD, PH1) S/T4L = FAS14, PH1	(for STS)
PH4 T4L	A → S S → MB } R → MW MRQ/I } for next instr. S/DRQ }	SXA = FUSTD, PH4 MW = FAS14, PH4 MRQ/I = (FUSTD, PH4) S/DRQ = (")	
PH5 T6L	ENDE	ENDE = FAS14, PH5	
NOTES	STD (15) covered by FAS14 and FUSTD ↑ also covers STS		

STD (15)

1 of 1

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
X	STW (35), STH (55), STB (75), STCF (74)	FAS18 = 007 (N04.05.N06) + (02.03).0LS +	(01.03).0LS
PRE 2.NIA:	NSTCF \Rightarrow RR \rightarrow A CC1 \rightarrow D24 CC2 \rightarrow D25 CC3 \rightarrow D26 STCF \Rightarrow CC4 \rightarrow D27 FS \rightarrow D29 FZ \rightarrow D30 FNF \rightarrow D31 S/NPRX (for upward aligning) MRQ } (for WRITE) S/DRQ } will be > TGL because of	AXRR = PRE2.NIA.FAS18.0LS S/D24 = CC1 (FUSTCF.PRE2.NIA.NANLZ) S/D25 = CC2 (") S/D26 = CC3 (") S/D27 = CC4 (") S/D29 = FS (") S/D30 = FZ (") S/D31 = FNF (") S/NPRX = (PRE2.NIA.FAS18.NANLZ) MRQ = (") S/DRQ = (")	(info is down-aligned if STH,STB) () = 0L4.0U7.PRE2.NIA.NANLZ 0 \rightarrow D caused by DX/I = PRE2.NIA (insig if STW)
PHI T+RL	STW \Rightarrow A \rightarrow S S \rightarrow MW note: in the STH, STB, and STCF cases STH \Rightarrow A1631 \rightarrow K1530 \rightarrow S0015 " \rightarrow " \rightarrow S1631 S \rightarrow MH STB, STCF \Rightarrow A/D2431 \rightarrow K2330 \rightarrow S0007 " \rightarrow " \rightarrow S0815 " \rightarrow " \rightarrow S1623 " \rightarrow " \rightarrow S2431 S \rightarrow MB	SXA = ((N01.03).0LS.PHI) MW = (") The K (carries) signals = A/D \times 2 (i.e. (A/D) _n \rightarrow G _n \rightarrow K _{n-1}), caused by NPRX SXUAH = (FUSTH.PHI) MWH = (") SXUAB = (0U7.(N04.05.N06).PHI) MWB = (")	(SXP is high because of NPRX but D=0; also A \rightarrow (A.D) = A)

STW (35), STH (55), STB (75), STCF (74)

1 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH1	(Continued) I \rightarrow CS15 (for 1/2WD "significance test") MRQ/I } for next instr. S/DRQ } S/TBL if STH (for "significance test")	S/CS15 = FUSTH.PHI MRQ/I = (FAS18.PHI) + 03.0LS.PHI S/DRQ = (") S/TBL = FUSTH.PHI	
PH2 TBL	ENDE STH \Rightarrow 0 \rightarrow CC2 1 \rightarrow CC2 if significance in A0015	ENDE = FAS18.PH2 R/CC2 = (FUSTH.PH2) S/CC2 = (") (A16.NK00 + NA16.NA0015)	(A16 = 1). (A0015 \neq all 1's) (A16 = 0). (A0015 \neq all 0's)

STW, etc.

2 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
	STS (47): $R \wedge (Rv1) \vee EW \wedge N(Rv1) \rightarrow EWL$	(reduces to $R \vee EW \rightarrow EWL$ if R is odd)	FAS 6 and FAS14 are high
ENDP minus 1	S/LR31/2		S/LR31/2 = (PRE1.NIA + PRES.IX). FAFRR/1 ← 0 U4.0L7
BDP	RRv1 → A 1's → CS	AXRR = FAS14 (PRE2.NIA) CSXI = FUSTS. (")	
PH1 T4RL	$\left. \begin{array}{l} A \oplus CS \rightarrow S \\ S \rightarrow A \\ MB \rightarrow C \\ C \rightarrow D \end{array} \right\} \begin{array}{l} N(Rv1) \rightarrow A \\ EW \rightarrow D \end{array}$ S/NPRX S/CXRR S/TIOL	SXPR = (FUSTS.PH1) AXS = (") (PREP.) DXC/6 = (FAS6.PH1) S/NPRX = (") S/CXRR = 0U4 (NO4.05.07) S/TIOL = (S/CXRR)	
PH2 TIOL	$\left. \begin{array}{l} A \wedge D \rightarrow S \\ S \rightarrow B \\ RR \rightarrow C \\ S/LR31/2 \\ \text{enable T4RL} \end{array} \right\} EW \wedge N(Rv1) \rightarrow B$	SXPR = NPRX BXS = FAS6.PH2. (CXRR is on) S/LR31/2 = (FUSTS.PH2) T4RL = (")	
PH3 T4RL	$\left. \begin{array}{l} RRv1 \rightarrow A \\ C \rightarrow D \\ S/NPRX \\ MRQ \\ S/DRQ \end{array} \right\} \begin{array}{l} (Rv1 \rightarrow A) \\ (R \rightarrow D) \\ \text{for write} \end{array}$	AXRR = (FUSTS.PH3) DXC/6 = (") S/NPRX = (") MRQ = (") S/DRQ = (")	

STS (47)

1 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH4 T4L	$\left. \begin{array}{l} A \wedge D \rightarrow S \\ B \rightarrow S \\ S \rightarrow MB \\ MRQ/1 \\ S/DRQ \end{array} \right\} \begin{array}{l} (R \wedge (Rv1)) \\ (EW \wedge N(Rv1)) \\ \text{access next instr.} \end{array}$	SXPR = NPRX SXB = 0U4. (NO4.05.07). PH4 MW = FAS14. PH4 MRQ/1 = (FAS6. PH4) S/DRQ = (")	
PH5 T4L	ENDE	ENDE = FAS14. PH5	

STS

2 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
	AI (20) AW (30) AH (50) SW (38) SH (58)	$FAS1Z = (N01,02),0L0 + (0U3 + 0U5), (N05, N06, N07)$ $PRERQ = (0U3, N05 + (01,03), (N04, N05) + (01, N02)$	0LB), N0L3, NANLZ
ENDP	S/RQ if NAI (access next instr. f (Q)) MRQ if AI (" " " f (P)) [C12 → D0011, C1231 → D1231] if AI	S/RQ : f (PRERQ) MRQ = 0U2, (N04, N05, N07), NANLZ, PRE1 DXC/4 = 0U2, ("), PRE1	(also covers LI) (")
PHI T4RL	AW ⇒ C → D SW ⇒ NC → D, I → CS31 AH ⇒ $\begin{cases} C0C16 \rightarrow D0015 \\ C0015 \rightarrow D1631 \text{ if NP32} \\ C1631 \rightarrow D1631 \text{ if P32} \end{cases}$ SH ⇒ $\begin{cases} NC0C16 \rightarrow D0015 \\ NC0015 \rightarrow D1631 \text{ if NP32} \\ NC1631 \rightarrow D1631 \text{ if P32} \\ I \rightarrow CS31 \end{cases}$ RR → A Q → P if NIA S/PHS S/DRQ (for next instr) S/TIOL	DXC/6 = 0U3, (N04, N05), PHI DXNC/1 = (N01,03), (04, N05, N07) (down-align 1/2 WD): DXC/5 = 0U5, (N04, N05), PHI (causes DXC/2 if P32 or DXCR16 if NP32) (down-align inverted 1/2 WD): DXNC/3 = 0U5, (04, N05, N07), PHI (causes DXNC/2 if P32 or DXNCR16 if NP32) CSX1/B = 0U5, (04, N05, N07), PHI AXRR = (FAS1Z, PHI) FXQ = PRERQ, PHI BRPHS = (FAS1Z, PHI) S/DRQ = (") S/TIOL = (")	(also covers CW, LW, MTW) (" " SD, LCD, Lcw) (also covers CH, LH, MTH) (also covers LCH) (also covers LCH)

AI (20), AW (30), AH (50), SW (38), SH (58)

1 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PHS TIOL	ENDE A + D + CS31 → S S → RW S → A S/TESTA } CC3,4 control	ENDE = (FAS1Z, PHS) SXADD = (") RW = (") AXS = (") S/TESTA = (")	
	0 → CC1 1 → CC1 if end carry	R/CC1 = (") S/CC1 = ("), K00	
	0 → CC2 1 → CC2 if overflow	R/CC2 = (PROBEVER) = FAS1Z, PHS S/CC2 = ("), OVER	OVER = f (A0, D0, NKO + NA0, NDO, KO) TROVER = OVER, AM, PROBEVER
	S/TRAP } trap to 67 if overflow, AM S/TR30 } S/TR31 }	S/TRAP = (TROVER) S/TR30 = ("), (N(S/TRACC4/1)) S/TR31 = ("), (")	
	Clock following ENDE TESTA functions:	(TESTA was set last clock)	
	0 → CC3 1 → CC3 if A > 0	R/CC3 = (TESTA) S/CC3 = ("), NTESTA/1, NA0, NA0031	
	0 → CC4 1 → CC4 if A < 0	R/CC4 = (") S/CC4 = ("), NTESTA/1, A0	

AI, etc.

2 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
	AD (10) SD (18) LCD (1A) CD (11) (add, subtract, load complement, compare) - doubleword. 	(also covers LD, LAD) (" " CLM, CLR) (" " CLM, LD, LAD)	
ENDP	s/LR31/2 if NLCD	s/LR31/2 = (S/PHI/1). (FAS3 + OUI.(NO4.NO5.NO6))	
PHI T4RL	MBv1 → C C → D if AD NC → D, I → CS31 if NAD RRv1 → A if NLCD (A contains 0 if LCD) s/LR31/2 (for write) if NCD S/DRQ (for access EW) s/RQ (initiate next instr. access f(Q)) s/TIOL if NCD	(prep.) DXC/6 = (NO1.O3).(NO4.NO5.NO7).PHI DXNC/1 = ((").(O4.NO5.NO7) + FAS2).PHI AXRR = FAS22.PHI s/LR31/2 = OUI.(NO5.NO7).PHI S/DRQ = (PREDO.PHI) s/RQ = OUI((NO5.NO7) + (NO5.NO6)).PHI s/TIOL = (FAS3 + FULCD).PHI	+ EWv1 → D, CS31 - EWv1 → D + Rv1 → A (request set by prep)
PH2 TIOL TGL	Timing: TIOL if NCD; TGL if CD A + D + CS31 → S S → RWv1 if NCD S → A (for zero test) NK00 → S00 → KO0H (store end carry info.)	SXADD = (FAS16 + FAS22).PH2 RW = (FAS3 + OUI.(O4.NO5.NO7)).PH2 AXS = (FAS16 + FAS22).PH2 (normal action)	{ Rv1 + EWv1 if AD Rv1 - EWv1 if SD, CD - EWv1 if LCD

AD (10), SD (18), LCD (1A), CD (11)

1 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH2	Continued MB → C C → D if AD NC → D if NAD ENABLE T6RL if AD, SD S/T4L if LCD	(see PHI) DXC/6 = FUAD.PH2 DXNC = (FAS2 + FULCD).PH2 T6RL = FAS3.PH2 S/T4L = FULCD.PH2	
PH3 T4L T6L T6RL	Timing: T4L if LCD, T6L if CD, T6RL if AD, SD. S/BWZ if A ≠ 0 (for I → A31 in PH5) O → A if LCD RR → A if NLCD NK00H → CS31 (stored end carry) Q → P S/DRQ S/PH5 S/TIOL if NCD	S/BWZ = NA0031Z.(S/BWZ/1) ← (FAS16 + FAS22).NOL9.PH3; R/BWZ = CLEAR AX/1 = FAS19.PH3 AXRR = FAS22.PH3 CSX1/8 = NK00H.(S/BWZ/1) ← PXQ = (PREDO.PH3) S/DRQ = (") BRPH5 = (FAS16 + FAS22).PH3 S/TIOL = (FAS19 + FAS3).PH3	
PH5 TIOL TGL	Timing: TIOL if NCD, TGL if CD ENDE A + D + CS31 → S S → RW if NCD S → A I → A31 if A ≠ 0 in PH3 CC3,4 contr { S/TESTA (A0@D0@K00) → S00 → KO0H S/TESTA/1 if CD I → CC1 if end-carry if AD, SD I → CC2 if overflow TRAP to 67 if overflow. AM } if NCD	ENDE = (FAS16 + FAS22).PH5 SXADD = (FAS19 + FAS22).PH5 RW = (FAS3 + FAS16).PH5 AXS = ((FAS16 + FAS22).PH5) A31X1 = (") S/TESTA = (") S00XN = FAS22.PH5 S/TESTA/1 = (S/TESTA).(NO4.NO6.O7) S/CC1 = FAS3.PH5.K00; R/CC1 = FAS3.PH5 S/CC2 = PROBEOVER.OVER; R/CC2 = PROBEOVER ← (FAS3 + FAS19).PH5 S/TRAP, S/TR30, S/TR31: f(TROVER) ← PROBE OVER.AM.OVER	(render A ≠ 0 if I.s.w ≠ 0) (signif. if CD; means R < EW) { causes NK00H.(NA0031) → CC3 " KO0H.(") → CC4

AD, etc.

2 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
	<p>CI (21), CW (31), CH (51), CB (71)</p>	FAS11 PRERQ	
PRE2.NIA	RR → A if NCB RR2431 → A2431, 0's → A0023 1's → CS (for NA → B) S/RQ if NCI (access next instr. f(Q)) O → D (for A ⊕ CS → PR → S → B in PHI)	AXRR = (PRE2.NIA), FAS11, NFUCB AXRR/3 = ("), FUCB CSX1 = ("), FAS11 S/RQ = f(PRE2.NIA) DX/I = PRE2.NIA	(needed for CI)
PHI T4RL	MB → C if NCI CW → C → D CH → { COC16 → D0015 (sign pad) C0015 → D1631 if NP32 C1631 → D1631 if P32 (O → D0023) C0007 → D2431 if P32 P33 COB15 → " " 0 1 C1623 → " " 1 0 C2431 → " " 1 1 } CB → { COB15 → " " 0 1 C1623 → " " 1 0 C2431 → " " 1 1 } CI → C12 → D0011, C1231 → D1231 A ⊕ CS → S } (NR → B) S → B } S/NPRX (for A ⊕ D → S → A) S/T4L MRQ/I if CI Q → P	(prep.) DXC/6 = 003.(N04.N05).PH1 down-align 1/2 WD: DXC/5 = 005.(N04.N05).PH1 DXCR16 = NP32.(DXC/S) DXC/E = P32.(") down-align byte: DXCBP = 007.(N04.N05).PH1 DXCR24 = NP32.NP33.(DXCBP) DXCR16/I = NP32.P33.(") DXCR8 = P32.NP33.(") DXC/I = P32.P33.(") DXC/4 = FUCI.PH1 SXPR = (FAS11.PH1) BXS = (") S/NPRX = (") S/T4L = (") MRQ/I = FUCI.PH1 PXQ = MRQ/I + PRERQ.PH1	(also covers AW, LW, MTW) (also covers AH, LH, MTH) (also covers LCF, LB, MTB) (CS contains all 1's)

CI (21), CW (31), CH (51), CB (71)

1 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH2 T4L	A ⊕ D → S } (R ⊕ EW → A) S → A } S/T4L	SXPR = NPRX AXS = (FAS11.PH2) S/T4L = (")	
PH3 T4L	O → CC2 1 → CC2 if A ≠ 0 (i.e. if R ⊕ EW ≠ 0) B → S } S → A } (-R → A, CS31) 1 → CS31 } S/DRQ	R/CC2 = (FAS11.PH3) S/CC2 = ("), NA0031Z SXB = (") AXS = (") CSX1/B = (") S/DRQ = (")	
PH4 T4L	ENDE A ⊕ D + CS31 → S } (EW - R → A) S → A } S/K00H if N(A0 ⊕ D0 ⊕ K00) (i.e. EW > R) S/TESTA S/TESTA/I	ENDE = (FAS11.PH4) SXADD = (") AXS = (") S/K00H = S00 = NK00 ⊕ S00X, where S00X = (A0 ⊕ D0).FAS11.NS00XN) S/TESTA = FAS11.PH4 S/TESTA/I = (S/TESTA).(N04.N06.07)	
clock following ENDE:	O → CC3 1 → CC3 if R > EW O → CC4 1 → CC4 if EW > R	R/CC3 = TESTA S/CC3 = TESTA/I.NK00H.NA0031Z R/CC4 = TESTA S/CC4 = TESTA/I.K00H.NA0031Z	

CI, etc.

2 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
ENDE	CS(45): R \wedge (Rv1) : EW \wedge (Rv1) (red. to R: E \wedge R if R is odd); R < EW \rightarrow CC4, R > EW \rightarrow CC3; FAS6, 15 are high	S/LR31 = PRE2, N1A, FUCS	
PH1 T4RL	MB \rightarrow C C \rightarrow D RRv1 \rightarrow A S/NPRX S/CXRR S/TIOL (for RR \rightarrow C)	(prep) DXC/G = FAS6, PH1 AXRR = FASIS, PH1 S/NPRX = FAS6, PH1 S/CXRR = 004, (N04, 05, 07), PH1 S/TIOL = (S/CXRR)	
PH2 T10L	A \wedge D \rightarrow S S \rightarrow B RR \rightarrow C C \rightarrow D S/NPRX S/T4L	EW \wedge (Rv1) \rightarrow B R \rightarrow D SXPB = NPRX BXS = FAS6, PH2 (CXRR is on) DXC/G = (FUCS, PH2) S/NPRX = (") S/T4L = (")	
PH3 T4L	A \wedge D \rightarrow S S \rightarrow A S/CXS	R \wedge (Rv1) \rightarrow A SXPB = NPRX AXS = (FUCS, PH3) S/CXS = (")	
PH4 T6L	B \rightarrow S S \rightarrow C NC \rightarrow D I \rightarrow CS31 MRQ/I } for next instr. S/DRQ }	-[EW \wedge (Rv1)] \rightarrow D, CS31 DXNC/I = FUCS, PH4 MRQ/I = (FAS6, PH4) S/DRQ = (")	

CS (45)

1 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH5 T4L	ENDE A + D + CS31 \rightarrow S S \rightarrow A } R-EW \rightarrow A (masked) NK00 \rightarrow S00 \rightarrow K00H } (result negative) S/TESTA } (for CC3, 4 contr.) S/TESTA/I }	ENDE = FASIS, PH5 SXADD = FUCS, PH5 AXS = FASIS, PH5 (normal action) S/TESTA = FASIS, PH5 S/TESTA/I = (S/TESTA), (N04, N06, 07)	(note: selected contents of R and EW are treated as positive integer magnitudes)
Clock	following ENDE: S/CC3 if NK00H, NA0031 \neq (R > EW) S/CC4 if K00H, " (R < EW)	S/CC3/I = (TESTA/I, NA0031 \neq), NK00H S/CC4/I = ("), K00H	R/CC3 = TESTA R/CC4 = "

CS

2 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
CLM CLR(39)	(19) Compare with limits in MEMORY	FAS1, FAS22, PRED0	R > EW1 R < EW1 R > EW R < EW
	CLR(39) " " " REGISTER	FAS1, FAS22, PRERQ	R > EW R < EW R > EW R < EW
ENDP	<ul style="list-style-type: none"> ⇒ S/LR31/2 ⇒ S/RQ (init next instr access f(Q)) 	<ul style="list-style-type: none"> S/LR31/2 = FUCLR, PREZ, NIA S/RQ = f(PRERQ) 	(for R v 1)
PH1 T4RL	<ul style="list-style-type: none"> ⇒ MBv1 → C ⇒ MB → C NC → D, 1 → CS31 ⇒ RR → A ⇒ RRv1 → A ⇒ S/RQ (init next instr access f(Q)) ⇒ S/DRQ (for access EW) ⇒ Q → P 	<ul style="list-style-type: none"> (Prep.) DXNC/1 = FAS1, PH1 AXRR = FAS22, PH1 S/RQ = OUI, (NOS, N06), PH1 S/DRQ = (PRED0, PH1) PXQ = PRERQ, PH1 	(request set by prep)
PH2 T4L	<ul style="list-style-type: none"> A + D + CS31 → S S → A (A0 ⊕ D0 ⊕ K00) → K00H } CC3, 4 contr. S/TESTA S/TESTA/1 ⇒ MB → C ⇒ NC → D, (1 → CS31 - insig) ⇒ (NEW remains in D) S/T4L 	<ul style="list-style-type: none"> SXADD = (FAS22, PH2) AXS = (") S00XN = (FAS1, PH2) S/TESTA = (") S/TESTA/1 = (S/TESTA), FAS1 (see PH1) DXNC/1 = OUI, CLR, PH2 S/T4L = FAS1, PH2 	<ul style="list-style-type: none"> CLM ⇒ R - (EWv1) → A CLR ⇒ (Rv1) - EW → A (R < EWv1 or Rv1 < EW)

CLM(19), CLR(39)

1 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH3 T4L	<ul style="list-style-type: none"> 0 → CC3 1 → CC3 if NK00H, (A ≠ 0) 0 → CC4 1 → CC4 if K00H, (A ≠ 0) RR → A 1 → CS31 Q → P if CLM S/DRQ S/PH5 	<ul style="list-style-type: none"> R/CC3 = TESTA S/CC3 = TESTA/1, NA0031z, NK00H R/CC4 = TESTA S/CC4 = TESTA/1, NA0031z, K00H AXRR = FAS22, PH3 CSX1/8 = FAS1, PH3 PXQ = PRED0, PH3 S/DRQ = (FAS22, PH3) BRPH5 = (") 	<ul style="list-style-type: none"> CLM CLR R > EWv1 Rv1 > EW R < EWv1 Rv1 < EW
PH5 T4L	<ul style="list-style-type: none"> A + D + CS31 → S S → A (A0 ⊕ D0 ⊕ K00) → K00H S/TESTA S/TESTA/1 0 → CC1 CC3 → CC1 0 → CC2 CC4 → CC2 ENDE 	<ul style="list-style-type: none"> SXADD = (FAS22, PH5) AXS = (") S00XN = (") S/TESTA = (") S/TESTA/1 = (S/TESTA), FAS1 R/CC1 = (FAS1, PH5) S/CC1 = ("), CC3 R/CC2 = (") S/CC2 = (") CC4 ENDE = FAS22, PH5 	<ul style="list-style-type: none"> R > EWv1 Rv1 > EW R < EWv1 Rv1 < EW
Clock following ENDE		(same as PH3)	<ul style="list-style-type: none"> R > EW R < EW

CLM, CLR

2 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
	EOR (48) $EW \oplus R \rightarrow R$ OR (49) $EW \vee R \rightarrow R$ AND (4B) $EW \wedge R \rightarrow R$	$FAS9 = 004.(04.N05.N06) + (04.N05.07)$ $PRERQ = ((01.N02)(0L8 + 0L8) + 004.0L9).N0L3.NANLZ$	
ENDP	$\$/RQ$ (access next inst f(Q))	$S/RQ : f(PREERQ)$	
PHI T4RL	$MB \rightarrow C$ $C \rightarrow D$ $RR \rightarrow A$ $S/NPRX$ if AND $S/PH3$ S/TBL S/DRQ $Q \rightarrow P$	(preparation) $DXC/6 = (FAS9.PHI)$ $AXRR = (")$ $S/NPRX = 004.(04.N05.06)$ $BRPH3 = FAS9.04.PHI$ $S/TBL = (FAS9.PHI)$ $S/DRQ = (")$ $PXQ = PRERQ.PHI$	
PH3 TBL	ENDE $EOR \Rightarrow PR \rightarrow S$ (A ⊕ D) $OR \Rightarrow \left\{ \begin{array}{l} A \rightarrow S \\ D \rightarrow S \end{array} \right\}$ (A ∨ D) $AND \Rightarrow PR \rightarrow S$ (A ∧ D) $S \rightarrow RW$ $S \rightarrow A$ $S/TESTA$ } CC3, 4 contr.	$ENDE = FAS9.PH3$ $SXPR = FUEOR.PH3$ $SXA = (FUOR.PH3)$ $SXD = (")$ $SXPR = NPRX$ $RW = (FAS9.PH3)$ $AXS = (")$ $S/TESTA = (")$	

EOR (48) OR (49) AND (4B)

1 of 1

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
		$FAS8 = 003.0L3 + 006.0L6$ $FAS13 = (01.03).0L3$ $FAS7 = (01.03).0L3 + (02.03).0L3$ $FAS24 = (01.03).0L3 + (02.03).0L3 + 006.0L6$	
PH1 T4RL	$\Rightarrow C \rightarrow D$ $\Rightarrow C_H \rightarrow D$ $\Rightarrow C_B \rightarrow D$ $\Rightarrow RR \rightarrow A$ $\Rightarrow \left\{ \begin{array}{l} R2031 \rightarrow A2031 \\ R2B \rightarrow CS0027 \end{array} \right\}$ $\Rightarrow MRQ$ $\Rightarrow MRQ$ if R ≠ 0 } for write $\Rightarrow S/DRQ$ $S/TIOL$	$DXC/6 = (003.(N04.N05) + FAS8).PH1$ $DXC/5 = 005.(").PH1$ $DXCBP = 007.(").PH1$ $AXRR = FUAWM.PHI$ $AXR = (FAS7.PHI)$ $CSX1/2 = (").R2B$ $MRQ = FUAWM.PHI$ $MRQ = (FAS8.PHI).NRZ$ $S/DRQ = (")$ $S/TIOL = FAS24.PHI$	(down-aligned (sign → D0015)) (" - " (0's → D0023)) R (down-aligned and sign-extended) → A, CS
PH2 TIOL	$A + D + CS \rightarrow S$ $S \rightarrow A$ $S \rightarrow MW$ $\Rightarrow R/MAPDIS$ if INTRAPF	$SXADD = (FAS24.PH2)$ $AXS = (")$ $MW = FAS8.PH2$ $R/MAPDIS = FUMTW.PH2.INTRAPF$	

AWM (66), MTW (33), MTH (53), MTB (73)

1 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS																
PH2 T6L	<p>(PH2 cont'd)</p> <p>AWM MTW MTH MTB</p> <p>0 → CC1, 2, 3, 4 1 → CC1 if K00</p> <p>1 → CC2 if OVER 1 → CC2 if S15 ≠ S16</p> <p>K23 → MWN</p> <p>MRQ/I (for next instr.) S/PH4</p> <p>0 → D } (for up-align A) S/NPRX } MRQ if R ≠ 0 (for write)</p> <p>S/DRQ for read next instr. S/DRQ for WRITE in PH3</p>	<p>NINTRAPF</p> <p>R/CC = (PH2.NINTRAPF).FAS24 S/CC1 = (").FAS24, K00</p> <p>S/CC2 = (").FASB.OVER S/CC2 = (").FUMTH.(S15 ⊕ S16)</p> <p>S/MWN = FUMTB.PH2.K23; R/MWN = CLEAR MRQ/I = (PH2.NINTRAPF).FASB BRPH4 = FASB.PH2 Dx/I = (FAS13.PH2) S/NPRX = (FAS13.PH2) MRQ = (").NRZ S/DRQ = FAS24.PH2</p>	<p>(does not cover +R in MTB)</p> <table border="1"> <tr> <td>CSO</td> <td>A0</td> <td>DO</td> <td>K0</td> </tr> <tr> <td>++: AWM, MTW =</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>--: AWM =</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>MTW =</td> <td>1</td> <td>0</td> <td>0</td> </tr> </table> <p>(store end-carry from BYTE)</p> <p>(write is inhibited when modifier = 0 to permit test of data in protected memory)</p>	CSO	A0	DO	K0	++: AWM, MTW =	0	0	1	--: AWM =	0	1	0	MTW =	1	0	0
CSO	A0	DO	K0																
++: AWM, MTW =	0	0	1																
--: AWM =	0	1	0																
MTW =	1	0	0																
PH3 T6L	<p>(PH3 SKIPPED)</p> <p>A1631 → S0015, S1631 S → A S → MH</p> <p>A2431 → S (all bytes) 0 → A0007, S → A0831 S → MB</p> <p>1 → CC1 if K23 in PH2</p> <p>MRQ/I } access next instr. S/DRQ }</p> <p>R/MAPDIS if INTRAPF</p>	<p>SXUAH = (FUMTB.PH3) AXS = (") MWH = (") SXUAB = (FUMTB.PH3) AXS/B = (") MWB = (") S/CC1 = (PH3.NINTRAPF).FUMTB.MWN MRQ/I = (").FAS24 S/DRQ = (") R/MAPDIS = FAS13.PH3.INTRAPF</p>	<p>(up-aligned sum → A for proper CC3,4 setting in overflow cases)</p> <p>(clear A0 for TESTA, which, in MTB sets CC3 if result ≠ 0)</p>																

AWM, MTW, MTH, MTB


2 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH4 T6L	<p>CASE 1: NINTRAPF →</p> <p>S/TESTA (cc3,4 contr) ENDE</p> <p>TRAP to 67 if overflow, AM</p> <p>CASE 2: INTRAPF →</p> <p>INT16 INT17 INT23 if A=0 CEINT B → S S → P } (access instr.f(B)) } if NAWM MRQ } S/DRQ } R/INTRAPF } (advance to PH5)</p>	<p>S/TESTA = (FAS24.PH4.NINTRAPF) ENDE = (") TROVER = (").AM.CC2 S/TRAP = (TROVER) S/TR30 = (").N(S/TRACC4/I) S/TR31 = (").N(")</p> <p>/INT16/ = (FAS7.PH4.INTRAPF) /INT17/ = (") /INT23/ = (").A0031Z CEINT = (") SxB = FAS7.PH4 Pxs = (FAS7.PH4.INTRAPF) MRQ = (") S/DRQ = (") R/INTRAPF = (")</p>	<p>TESTA causes: 1 → CC3 if (result > 0) 1 → CC3 if (" < 0), MTB 1 → CC4 if (" < 0), NMTB</p> <p>AWM, MTW, MTH only</p> <p>(exit highest priority interrupt) (arm " " ") (trigger count zero ") (sync. with interrupt clock)</p>
PH5 T6L	<p>(Entered only if INTRAPF was on)</p> <p>ENDE</p>	<p>ENDE = FAS24.PH5</p>	


AWM, MTW, MTH, MTB

3 of 3


"FAMULNH": MW, MI



"FAMULH": MH



MULTIPLY - REGISTER ORGANIZATION:



MULTIPLY NOTES (fixed and floating):

MPP (multiply preparation) ⇒

$0 \rightarrow A''$
 $C \rightarrow D''$
 $1 \rightarrow CS'' \text{ if } (MWN \oplus RN)$ } for generation of |product|
 BCON
 sPH9
 s/cxs , reset interruptable ff.

} Floating point only
(clock preceding PH9)

BCON (multiplier control) ⇒

$1 \rightarrow DXCM \text{ if } \overline{B30} \cdot \overline{B31} \cdot \overline{BC31} + \overline{B30} \cdot \overline{B31} \cdot BC31$ (for $C \rightarrow D$)
 $1 \rightarrow DXCLIM \text{ if } B30 \cdot \overline{B31} \cdot \overline{BC31} + \overline{B30} \cdot B31 \cdot BC31$ (for $Cx2 \rightarrow D$)
 $1 \rightarrow DXNCM \text{ if } B30 \cdot B31 \cdot \overline{BC31} + \overline{B30} \cdot \overline{B31} \cdot BC31$ (for $\overline{C} \rightarrow D$)
 $1 \rightarrow BC31 \text{ if } B30 \cdot B31 \cdot (\overline{BC31}) + B30 \cdot BC31 + \overbrace{FLMC \cdot BC31}^{\text{not qualified by BCON (directly)}}$
 $1 \rightarrow DCWCM \text{ if } CCWCM (DXCM + DXCLIM) + \overline{CCWCM} DXNCM$

$Bx \frac{1}{4} \rightarrow B$ (does not apply to B' , which shifts during MIT only)

$PR30 \rightarrow B0$ } during MIT only; $0 \rightarrow B0,1$ during 2 BCON's preceding MIT.
 $PR31 \rightarrow B1$ }
 $1 \rightarrow B2 \text{ if } (q33 \oplus PR32)$
 $B16 \rightarrow B3 \text{ (B16 = } B1 \oplus BC1 \oplus CS33)$
 $1 \rightarrow B4 \text{ if } B2 (\overline{FLM MIT}) + B70 (FLM MIT)$
 $1 \rightarrow B5 \text{ " } B3 (\text{"}) + B71 (\text{"})$
 $1 \rightarrow B6 \text{ if } B6 (\overline{\text{short FLM}}) + RN (\text{short FLM})$
 $1 \rightarrow B9 \text{ " } B7 (\text{"}) + RN (\text{"})$
 $RN \rightarrow B48, 49$
 $(0 \rightarrow B47)$

ITERATIONS COUNTING (detect MITEX minus 2):

C → D f(BCON) ⇒


$C_{0-31} \rightarrow D_{0-31}$
 $C_0 \rightarrow D_{71}$ } if fixed } if DXCM
 $C_{47-71} \rightarrow D_{47-71}$ } if floating } (Cx1 → D)
 $C_{47} \rightarrow D_{46}$ }

 $1 \rightarrow B31 \text{ if } CCWCM$
 $C_{0-31} \rightarrow D_{71-30}$ } if DXCLIM
 $C_{47-71} \rightarrow D_{46-70}$ } if floating } (Cx2 → D)

 $\overline{C}_{0-31} \rightarrow D_{0-31}$
 $\overline{C}_0 \rightarrow D_{71}$ } if fixed } if DXNCM
 $\overline{C}_{47-71} \rightarrow D_{47-71}$ } if floating } (Cx1 → D)
 $\overline{C}_{47} \rightarrow D_{46}$ }

$CCWCM = MULRN + FLM (MWN \oplus RN)$
 (*C CONTAINS ONES' COMPLEMENT*)

(note: when a 1's complement is put in D, the "+1" owed is "paid" to BC1 one clock later)



MIT (MULTIPLY ITERATIONS) ⇒

(1st clock = 2 x TIL, others = TIL)

$PR \times \frac{1}{4} \rightarrow AB$

B_{0-3} (see BC0N)

$PR_{0-29} \rightarrow A_{2-31}$

$1 \rightarrow A_1$ if $(D71 \oplus A_0)MUL + PR71 FLM$

$1 \rightarrow A_0$ if $(D71 + A_0)MUL + PR7_0 FLM$

$PR_{47-67} \rightarrow A_{49-71}$

$1 \rightarrow A_{48}$ if $(D46 \oplus A_{47})$ if FLM

$1 \rightarrow A_{47}$ if $(D46 + A_{47})$

$B' \times \frac{1}{4} \rightarrow B'$

($A \rightarrow S$; insig - mech. conv. - will be in display lights)

FIXED: $B_{2,3} \rightarrow E_{2,3}$ (merge)

(for zero check l.s.w. of product)

$Q \times \frac{1}{2} \rightarrow CS$

$1 \rightarrow CS_{33}$ if $B_0.CS_{32} + Q_{33}.PR_{32}$

$Q_{0-31} \rightarrow CS_{1-32}$




$Q_{47-71} \rightarrow CS_{48-80}$ if FLM (keep CS0 off if FLM), (0 $\rightarrow CS_{47}$)

$C \rightarrow D$ f(BC0N) (see separate sheet)

$1 \rightarrow BC1$ if $\left\{ \begin{array}{l} \text{using CSxQR1} \\ \text{MIT.DCWCM} \end{array} \right.$
 sustain PH10 if MIT MITEX

BC0N: high if $MIT \cdot [MULC + FLMC + MITEX \cdot MUL] + \text{other slow terms}$

Toggle MP19 if $MIT \cdot [\dots]$ (2 clocks preceding MIT)



PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
	PHASE PRECEDING PRE2.NIA: S/LR31/2 (For RRv1 → A in PRE2.NIA)	$= (PRE1.NIA + PRE3.Ix + PRE4). FAFRR/1 \leftarrow = (OUB.N04.O5.O6) \leftarrow = FAMULW$ $+ (PRE1.NIA + PRE3.IA). FAFRR \leftarrow = (OUE.OLE) \leftarrow = FAMULI$	
PRE2.NIA: T4RL	$\left\{ \begin{array}{l} RRv1 \rightarrow A \\ RRO \rightarrow RN \text{ (store sign for PHI,2)} \\ 1 \rightarrow CS \text{ (for NA} \rightarrow S \text{ in PHI if RN)} \end{array} \right.$	$AXRR = FAMDSF.PRE2.NIA$ $S/RN = RRO.RNXRRO \leftarrow = PRE2.NIA.RNXRRO/1$ $CSX1 = PRE2.NIA.FAMUL$	multiplier → A. ← = FAMULNH; R/RN = CLEAR. (negative multiplier case)
PHI T4RL	$\left\{ \begin{array}{l} A \rightarrow S \text{ if A is pos.} \\ A \oplus CS \rightarrow S \text{ if " " neg.} \\ 1 \rightarrow BC31 \end{array} \right.$ $S \rightarrow B$ $\left\{ \begin{array}{l} MB \rightarrow C \text{ if FAMULW} \\ C12 \rightarrow D0011 \\ C1231 \rightarrow D1231 \end{array} \right.$ if FAMULI (imm.) $COC16 \rightarrow MWN$ (insig) S/CXS if FAMULI (imm.) $O \rightarrow A$ (clear A for iterations) $O \rightarrow P$ (clear iterations ctr.) $R/CC2$ (for magnitude test in PH15) $S/T4L$ if FAMULW	$SXA = (FAMUL.PHI).NRN$ $SxPR = (\quad), RN$ $S/BC31 = (\quad), RN$ $BXS = FAMDSF.PHI$ (preparation control) $DXC/4 = FAMULI.PHI$ $S/MWN = COC16.FAMDSF.PHI$ $S/CXS = FAMULI.PHI$ $AX/1 = FAMDSF.PHI$ $PX = FAMUL.PHI$ $R/CC2 = FAMDSF.NFAMULH.PHI$ $S/T4L = FAMUL.OUB.PHI$	multiplier → B, BC31. (avoids need for sign iteration) multiplicand → C. multiplicand → D (with sign pad) (immediate) (MBO → COC16) (for D → S → C → D in PH2)

MI (23), MW (37)

"FAMULNH"

1 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH2 T4L or T6L	(TIMING: T4L if FAMULW; T6L for FAMULI) $\left\{ \begin{array}{l} D \rightarrow S \\ S \rightarrow C \end{array} \right.$ if FAMULI (imm.) $C \rightarrow D$ (all cases) $\left\{ \begin{array}{l} 1 \rightarrow CS \\ S/CXS \end{array} \right.$ (for inversion of C. if multiplier neg.) $Bx/4 \rightarrow B$ (0 → B001) $BCON$ (described separately) general: set-up DXCM, DXNCM, DXCLIM, s/PH9	$SxPR = FAMULI.PH2$ (PR = D since A = CS = 0) (CXS was set by FAMULI.PHI) $DXC/6 = (FAMUL.PH2)$ $CSX1 = (\quad), RN$ $S/CXS = (\quad), RN$ $BxBR2 = (\quad)$ $BCON = BxBR2.FAMDSF/M$ BC31 ff's as function of B30, B31, BC31 $BRPH9 = (FAMUL.PH2)$	32 bit multiplicand (assembled) → C → D (already in C if FAMULW) (RN is surplus (mech. conv.)) (for D ⊕ CS → S → C in PH9) interrogate multiplier 2 ^{1,0}
PH9 T6L	$D \oplus CS \rightarrow S$ (i.e. ND → S) if neg. multiplier $S \rightarrow C$ $C \rightarrow D$ f(BCON) general: C → D if DXCM, 1 → DCWCM if (CCWCM.("complement" (= FAMUL. RN)) $Bx/4 \rightarrow B$ (0 → B001) $BCON$ (see PH2) $O \rightarrow D$ (related to BCON logic) S/MIT (MIT is a fast FAMDSF/M.PHI0) S/TIL if not single clocking	$SxPR = FAMDSF/M.PH9$ (CXS was set in PH2 if RN) (described separately) $NC \rightarrow D$ if DXNCM, $2xC \rightarrow D$ if DXCLIM, $O \rightarrow D$ if not the foregoing, $DXCM + DXCLIM + NCCWCM.DXNCM$, etc. (CCWCM means "C contains one's RN)) $BxBR2 = (FAMDSF/M).PH9$ $BCON = (\quad), BxBR2$ $DX/1 = (\quad), PH9$ $S/MIT = (\quad), PH9$ $S/TIL = (\quad), PH9.NKSC.N((S/FLMC/1).PI8)$	inverted multiplicand → C if multiplicand was negated in PH1 (otherwise C remains unchanged) (f(multiplier 2 ^{1,0})) interrogate multiplier 2 ^{0,2} (is held on until MITEX)

MI, MW

2 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH10 TIL	<p>= MIT (multiply iterations) (16 clocks, the first of which is 2xTIL long)</p> <p>NOTE: Register organization, end bit control, and other such details are described separately (under "MIT FUNCTIONS"). Only general control functions are mentioned below.</p> <p>(PR = A ⊙ D ⊙ CS) × 1/4 → A (G = A.D + A.CS + D.CS) × 1/2 → CS B × 1/4 → B (PR3031 → B0001) BCON (see PH2) B0203 → E0203 (merge) (A → S (insig.)) MPI9: high on all even clocks but the last PIS18 + MPI9 → PIS18</p> <p>ON THE 14th clock: S/MULC R/TIL initiate end of TIL S/MRQ/M</p> <p>ON THE 15th clock: (MULC) S/MITEX MRQ } go for next instruction Q → P</p> <p>ON THE 16th clock: (MITEX) (O → D) R/MIT (repeater) stop sustaining PH10 S/TIOL if R is even</p>	<p>AXPRR2 = (MIT) CSXGR1 = (") BxBR2 = (") BCON reduces to BxBR2.N (MULC + MITEX) (path enabled by FAMUL MIT) SXA = FAMDSF, PH10 S/MPI9 red. to MIT.N (MULC + MITEX), NMP19 PCTPS = MPI9</p> <p>(next to last even clock) S/MULC = (MPI9.(S/MULC/1)), where (S/MULC/1) = FAMULNH.P16.P17 R/TIL red. to (") + NMIT S/MRQ/M = (") (next to last clock - last c → Df(BCON)) S/MITEX = MULC MRQ = MRQ/M PX = PXQ = MULC</p> <p>(last clock) (BCON logic) S/MIT = (MIT.NMITEX.NCLEAR) BRPH10 = (") S/TIOL = FAMULNH.MITEX.NR31</p>	<p>product generation</p> <p>interrogate multiplier 2^{31-4} product $2^{27-0} \neq 0$</p> <p>5-bit iter. ctr. (doesn't count during last two clocks)</p> <p>(ctr = 13)</p> <p>(TIL timing lasts thru. PH10)</p> <p>f (multiplier $2^{31,30}$) (ctr. still = 13) 1 level MRQ/1</p> <p>{ store 2^{63-32} of prod. next phase }</p>

MI, MW

3 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH11 T6L or TIOL	<p>(TIMING: T6L if R is odd, TIOL if R is even)</p> <p>A + CS + K31 → S S → A S → RW if R is even</p> <p>(B + CS32, CS33, BCI) → B (") → E0003 (merge)</p> <p>1 → CS31 for magnitude test S/LR31/2 (for S → RWv1) S/DRQ S/PH15 S/TBL</p>	<p>SXADD = (FAMDSF/M, PH11) AXS = (") RW = FAMULNH, PH11, NR31 BxB = FAMDSF/M, PH11 (path provided by FAMUL, PH11) CSX1/B = (FAMUL, PH11) S/LR31/2 = (") S/DRQ = (") BRPH15 = (") S/TBL = (")</p>	<p>{ Assimilated prod. $2^{63-32} \rightarrow S$ (K31 is end-carry from B assimilation) (assimilate prod. 2^{31-0}) (prod. $2^{31-28} \neq 0$)</p>
PH15 TBL	<p>B → S S → RWv1</p> <p>for (set-up to test 64 bit product): cc3,4 { 1 → A31 if E ≠ 0 contr. { S/TESTA</p> <p>1 → cc2 if $2^{63-32} \neq 2^{31}$ ENDE</p>	<p>SXB = FAMULNH, PH15 RW = FAMDSF, PH15</p> <p>A31X1 = FAMULNH, PH15, NEZ S/TESTA = FAMDSF, NFASHFX, PH15</p> <p>S/CC2 = FAMULNH, PH15, (NBO, NA0031Z + B0, NK00) ENDE = FAMDSF, PH15</p>	<p>Assimilated prod. $2^{31-0} \rightarrow S$ (LR31/2 is on)</p> <p>E ≠ 0 means prod. $2^{31-0} \neq 0$</p> <p>(CS31 = 1, D = 0)</p>

MI, MW

4 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE T4RL	2.NIA: RR → A (multiplier → A) RR16 → RN (store multiplier sign) 1 → CS (for NA → S in PH1 if RN)	AXRR = FAMDSF.PRE2.NIA S/RN = RR16.FAMULH.PRE2.NIA; R/RN = CLEAR CSX1 = PRE2.NIA.FAMUL	} multiplier consists of RR1631. (0015 are ignored) (neg. multiplier case)
PH1 T4RL	<p>A → S if pos. multiplier A/CS → S, 1 → BC31 " neg. " S → B</p> <p>MB → C COC16 → D0015 (sign pad) C0015 → D1631 if NP32 C1631 → D1631 if P32 (COC16 → MWN (insig.))</p> <p>0 → A (clear for up-align D and for iterations) S/CXS (for D × 2¹⁶ → C in PH2) 1 → NPRX S/TBL</p> <p>0 → P (clear iterations ctr.)</p>	<p>SXA = (FAMUL.PH1).NRN SXPR = S/BC31 = (").RN BXS = FAMDSF.PH1</p> <p>(preparation contr.) (COC16 = RRO if NP32, RR16 if P32) DXC/S = 0VS.(NO4.05.06).PH1 S/MWN = FAMDSF.PH1</p> <p>AX/I = FAMDSF.PH1 S/CXS = (FAMULH.PH1) S/NPRX = (") S/TBL = (")</p> <p>PX = FAMUL.PH1</p>	<p>(multiplier) → B1631, BC31. (B0015 are insig)</p> <p>downward aligned half-word multiplicand → D (will be up-aligned in PH2)</p> <p>set-up for upward alignment of multiplicand</p>
PH2 TBL	<p>D_i.CS_i → K_{i+1} K × 2¹⁵ → S0015 0 → S1631 S → C C → D</p> <p>{ 1 → CS } if multiplier was negative S/CXS</p>	<p>(CS = all 1's, A = 0, D is down aligned) SXUAH/1 = FAMULH.PH2</p> <p>(CXS was set in PH1) DXC/6 = (FAMUL.PH2) CSX1 = (").RN S/CXS = (").RN</p>	<p>upward aligned half-word multiplicand → C → D (0 → D1631)</p> <p>set up for ND → S → C in PH9</p>

MH (57)

"FAMULH"


1 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH2 TBL	(continued) { B × 1/4 → B (0 → B0001) BCON S/PH9	} same as FAMULNH	} interrogate multiplier 2 ¹⁰
PH9 T6L	All operations same as PH9 of FAMULNH. Summary: D0CS → S → C if RN, C → D f(BCON) ← f(2 ¹⁰ of multiplier), B × 1/4 → B, BCON (for 2 ^{3,2} of multiplier), 0 → D (related to BCON logic), S/MIT, S/TIL.		(C unchanged if NRN)
PH10 TIL	= MIT (multiply iterations) (8 clocks, the first of which is 2 × TIL long) Operations same as PH10 of FAMULNH except that: 1) There are 8 clocks instead of 16 2) The last iteration is for multiplier 2 ^{15,16} instead of 2 ^{31,30} 3) Terminal iterations are initiated on the 4 th clock instead of the 14 th (i.e. (S/MULC/1) = FAMULH.P17) 4) The product (2 ³¹⁻⁰) will have no significance reaching B 5) T10L will not be set		
PH11 T6L	A + CS + K31 → S → A } carry B + CS32, CS33, BC1 → B } assimilation also: 1 → CS31 (insig.), S/LR31/2, S/D	AXS = SXADD = (FAMDSF/M.PH11) BxB = (") Rq, S/PH15, S/TBL, (as in FAMULNH)	} product 2 ³¹⁻⁰ → A 0 → B0019; (garbage in B203)
PH15 TBL	A → S S → RWv1 S/TESTA (CC3, + contr.) ENDE	SXA = FAMULH.PH15 RW = (FAMDSF.PH15) S/TESTA = (").NFASHFX ENDE = (")	



MH

2 of 2

"FADIVW": DW.Reven



"FADIVH": DH or DW.Rodd



numerator = -32 ÷ denominator = +4 = -8 $\frac{0}{+4}$

$2^3 \ 2^2 \ 2^1 \ 2^0$

C $\begin{matrix} 0 & 1 & 0 & 0 \end{matrix}$

DIVIDE EXAMPLE
(4-bit words)
-32 / +4 = -8 $\frac{0}{+4}$

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PHASE PRECEDING (PRE2.NIA): S/LR31/2		S/LR31/2 = (PRE1.NIA + PRE3.IX + PRE4).FAFRR/1, where FAFRR/1 = 003.004.005.006	for RRv1 → A in PRE2.NIA
PRE2.NIA: RRv1 → A T4RL		AXRR = FAMDSF.PRE2.NIA	l.s.w. of numer. ($2^{31} - 2^0$)
PH1 T4RL	$A \rightarrow S \rightarrow B$ $1 \rightarrow BWZ$ if A0131 = 0 (for O.F. test) $R \rightarrow A$ $RRO \rightarrow RN$ (reset by CLEAR) $MB \rightarrow C$ $MBO \rightarrow COC16 \rightarrow MWN$ (") $R/CC2$ (for O.F. test) $0 \rightarrow P$ (clear for use as iterations ctr.) S/IEN (start interruptability)	$BXS = FAMDSF.PH1, SXA = FADIV.PH1$ $S/BWZ = FADIV.PH1, A0131Z$ $AXRR = PH1.RNXRRO/2 \leftarrow FADIVW$ $RNXRRO = RRO.RNXRRO \leftarrow PH1.RNXRRO/2$ (by preparation control) $S/MWN = FAMDSF.PH1, COC16$ $R/CC2 = FAMDSF.NFAMULH.PH1$ $PX = FADIV.PH1$ $S/IEN = FAMDSF.NFAMUL.PH1$	l.s.w. of numer → B, "B WAS ZERO" (almost). m.s.w. of numer → A ($2^{63} - 2^{32}$) store sign of numer. denom. ($2^{31} - 2^0$). store sign of denom.
PH2 TCL	$A \rightarrow SX2 \rightarrow A$ $BO \rightarrow A31$ $Bx2 \rightarrow B$ $0 \rightarrow B31$ (insig) $NC \rightarrow D, 1 \rightarrow CS31$ if $N(MWN \oplus RN)$ $C \rightarrow D$ if (") $P+1 \rightarrow P$ (pre-count iterations ctr.) $S/PH11$ (start iterations)	$AXSL1 = SXPR = FADIVW.PH2$ (D = CS = zero) $S/A31 = AXSL1, A31EN/2 \leftarrow BO.FAMDSF$ $BxB11 = FADIV.PH2$ (no set term active) $DXNC/1 = (FADIV.PH2), N(MWN \oplus RN)$ $DXC/6 = (") . (")$ $PCTP1 = (")$ $BRPH11 = (")$	scale numerator to align numer. 2^{31} over denom. 2^0 so first iteration yields quo. 2^{31} denom → D, with polarity opposite to numer. (mech. convenience in PH11)
X	NOTES: FADIV = 003.006 + 005.006 FADIVW = FADIV.N01.NR31 FADIVH =	(DW or DH) (DW if R is even) : perform DW (DW if R is odd or DH) : " DH	

DW (36) (R must be even; if R is odd, see DH)

"FADIVW"

1 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH11 TGL	"DIT" Divide iterations (32 clocks if no overflow, 3 clocks if overflow) CONTROL SIGNALS: DIT (divide iterations) DITEX (last clock of DIT) CONTROL FUNCTIONS: $P+1 \rightarrow P$ (count iter.) } if NDITEX sustain PH11 } $MRQ/1$ ($Q \rightarrow P$, etc.) } R/IEN (stop interruptability) } $S/PH13$ } when $P=32$ } if DITEX $S/TIOL$ } (i.e. no O.F.) } (advance to PH12 if O.F.) } REGISTER CONTROL: $A+D+CS31 \rightarrow S$ } $SX2 \rightarrow A$ } if $P \neq 32$ } residue $BO \rightarrow A31$ } $S \rightarrow A$ } if $P=32$ } $Bx2 \rightarrow B$ } } quotient $1 \rightarrow B31$ } } $NC \rightarrow D$ } if $(MWN \oplus K00)$ } $1 \rightarrow CS31$ } } $C \rightarrow D$ } if $N(MWN \oplus K00)$ } \pm denom. $NMWN.NK00 + MWN.K00$ $(C+) . (S-) + (C-) . (S+)$ SW3: if on after final iteration, means zero residue was hit (for neg. numer. case):	DIT = FAMDSF/D.PH11 DITEX = FADIV.P26 + CC2 $PCTP1 = (DIT, NDITEX)$ $BRPH11 = (")$ $MRQ/1 = (DIT, DITEX)$ $R/IEN = (")$ $BRPH13 = (FADIV, PH11, P26)$ $S/TIOL = (") . FADIVW$ $SXADD = (DIT)$ $AXSL1 = (") . N(FADIV.P26)$ $S/A31 = AXSL1, A31EN/2 \leftarrow FAMDSF/1, BO$ $AXS = FADIV, PH11, P26$ $BxB11 = DIT$ $S/B31 = DXNC, FADIV, PH11$ $DXNC/D$ reduces to $(FADIV, PH11), (MWN \oplus K00)$ DXC/D " " (") . N(")	32nd clock or "O.F. detected" (P = 1 initially) includes O.F. excludes O.F. residue $x 2 \rightarrow A$ residue to A for remainder rest. quotient is the 1's complement of $ quo $ when \pm or \mp . polarity of denom clocked into D, CS is opposite to that of residue clocked into A.
		$S/SW3 = (FADIV, PH11), DO, A0031Z$ $R/SW3 = (") . A31 + CLEAR$	

DW

2 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH11 TGL	<p>(Continued)</p> <p>OVERFLOW LOGIC:</p> <p>$1 \rightarrow CC2$ if $n \div d \geq 2^{31}$</p> <p>(sign bit posit. of quo)</p> <p>$q > 2^{31} \rightarrow$ $q \geq 2^{31} \rightarrow$ $q = 2^{31} \rightarrow$</p> <p>$\rightarrow CC2 \Rightarrow DITEX$ (perform DITEX functions and inhibit NDITEX functions) (3rd clock)</p> <p>also: s/DRQ $s/TRAP$ $s/TR30$ trap to G7₀ if AM=1 $s/TR31$ (advance to PH12)</p>	<p>$s/CC2 = FADIV.PH11, P2429Z, P30, NP31, DIVOVER$ (i.e. probe DIVOVER after the 1st iteration (2nd clock, P=2))</p> <p>$DIVOVER = RN, NDO$ $+ NRN, DO$ $+ DO, A0031Z, BWZ$ (note: BWZ means B0029 = 0 at This time; DO means + residue)</p> <p>$s/DRQ = (FADIV.PH11, CC2)$ $s/TRAP = () . AM$ $s/TR30 = () . AM$ $s/TR31 = () . AM$</p>	<p>iteration (2nd clock, P=2) (- number), (- residue) (+ number), (+ residue) (residue = 0)</p> <p>(DITEX = CC2) (ENDE follows)</p>
PH12 TZL	<p>(entered only if overflow detected in ENDE)</p>	<p>PH12) $ENDE = FADIV.PH12$</p>	
PH13 TLOL	<p>(Remainder restoration phase)</p> <p>$N(RN \oplus DO), NA0031Z \Rightarrow A+D+CS31 \rightarrow S$ $N("), A0031Z \Rightarrow (0 \rightarrow S)$ $("), NSW3 \Rightarrow A \rightarrow S$ $("), SW3 \Rightarrow (0 \rightarrow S)$</p> <p>$S \rightarrow A$ (For quotient adjustment in PH14) $S \rightarrow RW$</p>	<p>NOTE: (RN@DO) means numerator and residue have like signs (unlike signs), (residue \neq 0) (like signs), (residue = 0) (like signs), (residue \neq denom) ("), (" = ")</p> <p>$AXS = FADIV.PH13$ (zero remainder requires increasing quo in neg. numer case) $RW = FADIVW.PH13$ remainder $\rightarrow R$</p>	<p>$AXADD = FADIV.PH13, N(RN \oplus DO), NA0031Z$ (+ or - numerator cases)</p> <p>$SXA = FADIV.PH13, (RN \oplus DO), NSW3$ (negative numerator case where residue hit 0)</p>

DW

3 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH14 TGL	<p>(adjust quotient set-up phase) (note: if the quotient is negative, it is a 1's complement)</p> <p>$B \rightarrow S \rightarrow A$ $0 \rightarrow D$ $1 \rightarrow CS31$ if: (+/-) or (+/+) , (rem \neq 0) (in (+/+) case, if rem = 0, a -1 is owed to the quotient; this is "paid by withholding (")) or (-/-) , (rem = 0)</p> <p>s/DRQ $s/LR31/2$ $s/TLOL$</p>	<p>$AXS = SXB = (FADIV.PH14)$ $DX/1 = (")$ $s/CS31 = (CSX/B) = (FADIV.PH14), NRN, MWN$ $s/CS31 = (") = (") . RN, NMWN, NA0031Z$ $s/CS31 = CSX/B = FADIV.PH14, RN, MWN, A0031Z$</p> <p>$s/DRQ = FAMDSF.PH14$ $s/LR31/2 = FADIVW.PH14$ $s/TLOL = FAMDSF.PH14$</p>	<p>bring un-adjusted quo $\rightarrow A$, (clear for $A+CS31 \rightarrow S$) (+1 for 2's complement) (") (+1 owed to + quo, because rem = 0)</p> <p>(ENDE FOLLOWS) for quotient $\rightarrow RW.v1$ (S $\rightarrow RW.v1$ follows)</p>
PH15 TLOL	<p>ENDE</p> <p>$A+CS31 \rightarrow S$ (adjusted quotient) $S \rightarrow RW.v1$ (") for $CC3,4$ { $S \rightarrow A$ (") control { $s/TESTA$</p>	<p>ENDE = FAMDSF.PH15 $SXADD = FADIV.PH15$ $RW = FAMDSF.PH15$ $AXS = FADIV.PH15$ $s/TESTA = FAMDSF, NFASHFX, PH15$</p>	<p>(LR31/2 was set in PH14)</p>

DW

4 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE2	NIA : R → A (2^{31-0}) → A (numer) RRO → RN (store numer. sign)	AXRR = FAMDSF.PRE2.NIA S/RN = RRO.RNXRRO ← PRE2.NIA.RNXRRO	← FADIVH; (R/RN = CLEAR)
PH1 T6L	A → S } numer. S → B } I → BWZ if A0131 = 0 } MB → C } C → D (down aligned) } denom. MBO → COC16 → MWN if upper 1/2 DW } MB16 → COC16 → MWN "lower" " } O → P (clear iterations ctr) O → CC2 (for o.f. test) S/IEN (start interruptability) S/CXS if DH (but not in DW.R31 case) O → A (for sign pad, etc.)	SXA = FADIV.PH1 BXS = FAMDSF.PH1 S/BWZ = FADIV.PH1.A0131Z; R/BWZ = CLEAR (prep.) DXC/S = OUS.(NO+.OS.OG).PH1 S/MWN = FAMDSF.PH1.COC16; R/MWN = CLEAR PX = FADIV.PH1 R/CC2 = (FAMDSF.PH1).NFAMULH S/IEN = (").NFAMUL S/CXS = FADIVH.PH1.OUS AX/I = FAMDSF.PH1	(2^{31-0}) → B (numer) (for overflow test) (down-aligned denom. to D; (sign stored in MWN)) (D remains = 0 if DW.R31) (for D → S → C in PH2)
PH2 T6L	D → S } if DH (but not in S → C } DW.R31 case) CASE 1 +/+ : NC → D } I → CS31 } (-denom → D, CS) CASE 2 +/- : C → D (+denom → D) CASE 3 -/+ : C → D (+denom → D) I's → CS0031 (sign pad numer.) CASE 4 -/- : NC → D } I → A31 } (-denom → D, A) I's → CS0031 (sign pad numer.)	SXD = FADIVH.PH2 (CXS is on - see PH1) DXNC/I = (FADIV.PH2).N(MWN ⊕ RN) DXC/6 = ("). (") DXC/6 = ("). (") CSX1 = FADIVH.PH2.RN DXNC/I = FADIV.PH2.N(MWN ⊕ RN) A31X1 = A31X1/I = FADIVH.PH2.MWN.RN CSX1 = FADIVH.PH2.RN (* S/CS31 = DXNC/I - redun.)	(down-aligned, sign-padded denom. → C if DH, (C already contains 32 bit denom. in DW.R31 case)). (put denominator into D, CS31/A31 in polarity opposite to numer; also, put sign pad of neg. numer. in CS)

DH (56) (includes DW (36), where R is odd)


"FADIVH".

1 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH2 T6L	(Continued) B x 2 → B O → B31 (insiq) (sign. pad is handled by CS (see above)) P+1 → P (pre-count iterations ctr.) S/PH11	BXBL2 = FADIV.PH2 (no set term active) PCTP1 = (FADIV.PH2) BRPH11 = (")	(scale numerator so 2^{31} is "over" denom. 2^0 for first iteration; hence first iteration yields quotient 2^3)
PH11 T6L	"DIT" (32 clocks) (same as FADIVW except that T1OL	is <u>not</u> set by DITEX)	(divide iterations)
(PH12) T6L	(entered only if overflow detected in ENDE	PH11 (n/o or $-2^{31}/-2^0$) ENDE = FADIV.PH12	(overflow case only)
PH13 T6L	(Same as FADIVW except that: 1) Timing is T6L instead of T1OL 2) S → RW is inhibited (i.e. the	remainder is discarded)	(remainder restoration)
PH14 T6L	(same as FADIVW except that S/LR31	/2 does not take place)	(bring un-adjusted quo. to A and adjust CS31)
PH15 T1OL	(same as FADIVW except that: quotient (ENDE)	→ RW (instead of RW+1) ENDE = FAMDSF.PH15	(store quotient in R)

DH

SHIFT INSTRUCTIONS (notes on control signals):



SHPC contr. {
 FASHFL: $\begin{bmatrix} 1 \\ 0 \end{bmatrix}$ toggle by SFTR2
 FASHFX: $\begin{bmatrix} 3 \\ 0 \end{bmatrix}$ set by PH1.P30, toggle by SFTR2

SBWZ = PH1.P25 (direction of shift: 0 → left, 1 → right)

SHEX = PH9.NNSHEX/I (exit from shifting phase)

NSHEX/I = N (P2531Z (left shift cases)
 + P1517W (right shift cases, floating point limit - 14 hexes)
 + NP25.NA0811Z.FASHFL (normalized number in floating left shift)
 + E0) (exponent overflow/underflow)

SFTL = PH9.NBWZ

SFTR = PH9.BWZ

SFTL1 = FASHFX [SFTL.(P30+P31) + SFTR.(P18.P31)]
 hi at SHEX time

SFTL4 = SFTL.NSFTL1.NSHEX/I

SFTR2 = SFTR.NSHEX/I


PCTE1 = SHPC.FASHFL ; MCTE1 = SFTL4.FASHFL

PARITY: toggle CC1 by SFTPAR, which = FASHFX.SFTL4.(A0@A1@A2@A3) + SFTL1.NBWZ.A0
 implies FASHFX exclude right shift
 FIXED POINT OVERFLOW: set CC2 by FASHFX.SFTL4.N(A0004Z+A0004W) + SFTL1.NBWZ.(A0@A1)


FLOATING POINT "NORMALIZED": set CC1 by FASHFL.SHEX.NA0811Z + FASHFL.PH15.NBWZ.RTZ

" " EXPONENT OVERFLOW/UNDERFLOW: set CC2 by FASHFL.PH15.E0.NRTZ



P REGISTER CONTROL



"FASHFX": S



FASH. PH9 (fixed)



PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
	(Phase preceding PRE2.NIA): S/LR31/2 =	(PRE1.NIA + PRE3.IA). 0U2, 0L5	for RRv1 during PRE2.NIA
PRE2.NIA: RRv1 → A T4 RL		AXRR = FAMDSF.PRE2.NIA	
PH1 T4 RL	A → S → B if long, 0 → S → B if short RR → A RRO → RN (store sign) (insig) P25 → BWZ (store direction) R/CC1 (for parity check in PH9) R/CC2 (for overflow check in PH9) S/IEN (render instruction interruptable) 0 → P15-22 (for right shift case) P30 → SHPC (") S/PH9	SXA = FASHFX.C23, PHI, BXS = FAMDSF.PHI AXRR = RNXRRO/2.PHI S/RN = RRO.RNXRRO, where RNXRRO includes RNXRRO/2.PHI (R/RN = CLEAR) S/BWZ = FASH.PHI.P25, R/BWZ = CLEAR R/CC1 = FASH.PHI. R/CC2 = FAMDSF.NFAMULH.PHI S/IEN = FAMDSF.NFAMUL.PHI Px/2 = FASH.PHI S/SHPC = FASHFX.PHI.P30 BRPH9 = FASHFX.PHI	RNXRRO/2 includes FASHFX SHEX → Q25 → P25 } can be set only in left shift case will be reset by SHEX
PH9 T6L	SHIFTING PHASE. (Details are listed on separate sheets; only general control is mentioned here) NP25 → shift left by 1's and by 4's until SHEX (= P2531Z) causes exit P25 → shift right by 2's (and left by 1 if odd) until SHEX (= P1517W) causes exit A → S A → PR (continued)	SXA = FASH.PHI9 (D and CS are cleared, hence PR = A)	(1-19 clocks) (2-33 clocks) for AXSL4, AXSL1 for AXPR2

S (25)

"FASHFX"



1 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH9 T6L	(Cont'd) Sustain PH9 Functions performed on last clock (i.e.) R/IEN (terminate interruptability) MRQ/1 (Q → P, etc) S/TIOL (store in next phase) short only { S/PH15 S/DRQ long only { S/PH14 S/LR31/2	BRPH9 = FASH.PHI9.NSHEX/1, where NSHEX/1 = N(NP25.P2629Z.NP30.NP31 + P15.P16.P17) SHEX, which = FASH.PHI9.NNSHEX/1 R/IEN = SHEX MRQ/1 = SHEX.N(FASHFL.C23) S/TIOL = SHEX.FASHFX BRPH15 = SHEX.FASHFX.NC23 S/DRQ = SHEX.FASHFX.NC23 BRPH14 = SHEX.FASHFX.C23 S/LR31/2 = SHEX.FASHFX.C23	(shifting in process) ("shift exit") (P and C are free) short: (A → S → RW next phase) long: (B → S → RWv1 next phase)
PH14 TIOL	(entered if long only) B → S → RWv1 S/TIOL S/DRQ	SXB = FASHFX.PHI4; RW = FASHFX.PHI4 S/TIOL = FAMDSF.PHI4 S/DRQ = FAMDSF.PHI4	
PH15 TIOL	A → S → RW ENDE	SXADD = FASH.PHI5.NRTZ (note: ADD reduces to A; NRTZ is high) RW = FAMDSF.PHI5 ENDE = FAMDSF.PHI5	

S


2 of 2

"FASHFL": SF




FASH.PH9 (floating)

FLOATING POINT - LEFT



- SHEX can be raised by: (1 clock)
- 1) P2531Z, i.e. shift count has been complied with, or
 - 2) P1517W, i.e. 14 hexes of shift have taken place (hence result must = 0), or
 - 3) A0911Z, i.e. The number is normalized, or
 - 4) E0, i.e. the exponent has underflowed. (E will = 11111111)

FLOATING POINT - RIGHT



- SHEX can be raised by: (1 clock)
- 1) P2531Z, i.e. shift count has been complied with, or
 - 2) P1517Z, i.e. 14 hexes of shift have taken place (hence result must = 0), or
 - 3) E0, i.e. the exponent has overflowed. (E will = 10 00 00 00)

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE T4 RL	PREZ.NIA: RRO → RN (store sign) RR → A (insig) S/LR3/2 if long 0's → D	S/RN = RRO·RNXRRO, where RNXRRO = RNXRRO/ (R/RN = CLEAR) AXRR = FAMDSF.PREZ.NIA S/LR3/2 = FASHFL.PREZ.NIA.C23 DX/1 = PREZ.NIA	1. PREZ.NIA, and where RNXRRO/1 = FASHFL (For RRv1 → A in PH1 if long) (for -A → S)
PH1 T4 RL	RRv1 → A if long RR → A if short P25 → BWZ (store direction) R/CCI (for normalize check in PH9 and PH15) R/CC2 (for exponent overflow/underflow test in PH15) S/IEN (render instruction interruptable) 0 → P15-22 (clear "limit counter") S/NGX if negative operand R/KOOH (to cause $\bar{A}+1$ → S next phase in FASHFL when negation takes place (NGX), \bar{A} → S if KOOH is on, and $\bar{A}+1$ → S if KOOH is off.) S/PH3 if short enable T6RL if long	AXRR = FASHFL.PH1 S/BWZ = FASH.PH1.P25, R/BWZ = CLEAR R/CCI = FASH.PH1 R/CC2 = FAMDSF.NFAMULH.PH1 S/IEN = FAMDSF.NFAMUL.PH1 PX/2 = FASH.PH1 S/NGX = FASHFL.PH1.RN S/KOOH = S00 = NK00.N(FASHFL.PH1); (R/KOOH is always high) BRPH3 = FASHFL.PH1.NC23; T6RL = FASHFL.PH1.C23	(LR31/2 is on) (" " off)
PH2 T6 RL	RR → A (entered if long only) S → B + operand: A → S - operand: $\bar{A}+1$ → S NK00 → KOOH (store inverted end-carry for double precision negation.) S/NGX (to continue negation)	AXRR = FASHFL.PH2 BXS = FASHFL.PH2 SXADD = FASHFL.PH2; ADD = A since NGX is off. " = " ; ADD = $\bar{A}+1$ since NGX and NKOOH are on. S/KOOH = S00 = NK00 S/NGX = FASHFL.PH2.RN	

SF (24)

"FASHFL"

1 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH3 T6L	S0831 → A0831, (0 → A0007), (mantissa) S0007 → E (exponent) + operand: A → S - operand: \bar{A} → S if input carry = 0 $\bar{A}+1$ → S if input carry = 1 S PH9	AXS/3 = FASHFL.PH3 EXS = FASHFL.PH3 SXADD = FASHFL.PH3; ADD = A since NGX is off " = " ; ADD = \bar{A} " " is on and KOOH is on " = " ; ADD = $\bar{A}+1$ " " " on BRPH9 = FASHFL.PH3	("-1" is converted to zero) (So will be 0 except in above) " " " off (KOO in PH2)
PH9 T6L	SHIFTING PHASE (Details are listed on separate sheets; only general control is mentioned here) NOTE: The number in AB is the absolute value of the of the mantissa NP25 ⇒ shift left by 4's until SHEX (= P2531Z + P1517W + E0 + NA0811Z) causes exit (1-15 clocks) P25 ⇒ " right " 2's " " (= P2531Z + P1517W + E0) causes exit (1-29 clocks) S/RTZ (set up "RESULT ZERO" test) A → S A → PR sustain PH9 Functions performed on last clock (i.e. SHEX, which = FASH.PH9.NNSHEX/1) R/IEN (terminate interruptability) short only: MRQ/1 (Q → P, etc) S/PH14 long only: S/CXS	on separate sheets; only general control is mentioned here) in AB is the absolute value of the of the mantissa S/RTZ = (S/RTZ/3) = FASHFL.PH9.N06 SXA = FASH.PH9 (mech. conv.) (D and CS are cleared, hence PR = A) BRPH9 = FASH.PH9.NSHEX/1, where NSHEX/1 = N(NP25.P2629Z.NP30.NP31 + P15.P16.P17 + E0 + NA0811Z.FASHFL.NP25) SHEX, which = FASH.PH9.NNSHEX/1 R/IEN = SHEX MRQ/1 = SHEX.N(FASHFL.C23) BRPH14 = SHEX.FASHFL.NC23 S/CXS = SHEX.FASHFL.C23	(1-15 clocks) (1-29 clocks) for AXSL4 for AXPRR2 (shifting in process) (" shift exit) (P and C are free) (for A → S → C in PH10)

SF

2 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH10 TGL	(entered if long only) A → S → C R/RTZ if NA0031Z (zero test m.s.w.)	SXA = FAMDSF, PH10 ; (CXS was set in PH9) S/RTZ = (S/RTZ/3) = FASHFL, A0031Z, RTZ, NO6 R/RTZ = (always hi.) (mech. conv.)	(save m.s.w.) (RTZ was set in PH9; drop if A ≠ 0)
PH11 TGL	(entered if long only) B → S → A (R/RTZ if NA0031Z - redundant) S/NGX if original operand negative R/KOOH S/LR31/2 S/TIOL	SXB = FASHFL, PH11, AXS = FASHFL, PH11 hold RTZ if A0031Z - (see PH10) S/NGX = FASHFL, PH11, RN S/KOOH is inhibited by (FASHFL, PH11) (see PH1) S/LR31/2 = FASHFL, PH11 S/TIOL = FASH, PH11	(l.s.w. → A) (contents of A same as PH10) set up for $\bar{A}+1 \rightarrow S \rightarrow RW1$ in PH12 (for RW1)
PH12 TIOL	+ operand: A → S (entered if long only) - operand: $\bar{A}+1 \rightarrow S$ NK00 → KOOH S/NGX S → RW1 R/RTZ if NA0031Z (zero test l.s.w.) EO107 → A0107 (0 → rest of A) C → D (C0007 will contain zeros) MRQ/1 (Q → P, etc) S/DRQ S/PH15 S/TIOL	SXADD = FASHFL, PH12 " = " S/KOOH = S00 = NK00 S/NGX = FASHFL, PH12, RN RW = FASHFL, PH12 hold RTZ if A0031Z - (see PH10) AXE = FASHFL, PH12 (AXE raises AX) DXC/6 = FASHFL, PH12 MRQ/1 = FASHFL, PH12 S/DRQ = FASH, PH12 BPH15 = FASHFL, PH12 S/TIOL = FASH, PH12	logic same as PH2 store shifted l.s.w. (EO → A0 blocked by FAMDSF) (m.s.w. → D0831)

SF

3 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH14 TGL	(entered if short only) AVE0107 → A (merge) R/RTZ if NA0031Z S/NGX if original operand negative R/KOOH S/DRQ S/TIOL	AXE/1 = FASHFL, PH14 (does not raise AX) hold RTZ if A0031Z - (see PH10) S/NGX = FASHFL, PH14, RN S/KOOH is inhibited by (FASHFL, PH14) (see PH1) S/DRQ = FAMDSF, PH14 S/TIOL = FAMDSF, PH14	(A0007 contains zeros) for $\bar{A}+1 \rightarrow S \rightarrow RW$ in PH15
PH15 TIOL	(final phase of both short and long) + operand (non-zero result): short: A → S long: AVD → S - operand (non-zero result): short: $\bar{A}+1 \rightarrow S$ long: $(\bar{A}VD)+1 \rightarrow S$ if end carry in PH12 = 1 : $(\bar{A}VD) \rightarrow S$ " " " " " " = 0 (0 → S if zero result in mantissa) S → RW S → A 1 → A31; if result not zero (merge) } for cc3, cc4 S/TESTA } contr. S/CC1 if result = 0 in left shift case S/CC2 if result ≠ 0 and exp. over/underflow	SXADD = FASH, PH15, NRTZ controlled by NGX and KOOH RW = FAMDSF, PH15 AXS = FASHFL, PH15 A31X1 = FASHFL, PH15, NRTZ (for long case where S/TESTA = FAMDSF, NFASHFX, PH15 S/CC1 = FASHFL, PH15, NBWZ, RTZ S/CC2 = FASHFL, PH15, EO, NRTZ	A0107 has exp; D0831 has mantissa, (other bits = 0) (exponent made = 0) exp = 0, m.s.w = 0, l.s.w ≠ 0 (see also PH9)

SF

4 of 4

FLOATING POINT CONTROL FLAGS (FZ, FN, FS):

FZ Floating zero. (Applies to all floating operations)

FZ = 0: Underflow causes the result to be set equal to true zero, the UCC set to 11 and the LCC set to 00.
 (Exception: if a trap results from significance checking the result of an addition or subtraction, an underflow generated in the process of postnormalizing is ignored when FZ = 0)

FZ = 1 Underflow causes a trap to 68. Result storage does not occur, UCC is set to 11, and the LCC will be set to reflect the polarity of the result (01 for <0, 10 for >0)

FN Floating normalize. (Applies to add and subtract only)

FN = 0: Results of additions or subtractions are postnormalized. CCZ is set if more than two postnormalizing shifts are required or if the result is zero.

FN = 1: Inhibit postnormalization of results of additions or subtractions. UCC will inevitably remain = 00

for add and subtract only

FS Floating significance (Applies to add and subtract only)

FS = 1 with FN = 0 will cause a trap to 68 if more than two postnormalizing shifts are required or if the result is zero. Result storage does not occur, but LCC will be set to indicate the result (00 for zero, 01 for <0, 10 for >0). CC1 is set, and CC2 will be set if an underflow resulted from postnormalizing and FZ = 1.



C.C. SUMMARY:

UCC	LCC	NO TRAP	TRAP to 68
00	00	* N x 0, 0/N, or [A-A or A+(-A) with FN=1]	---
	01	N < 0	---
	10	N > 0	---
	11	---	---
01	00	---	divide by zero
	01	---	overflow, n < 0
	10	---	overflow, n > 0
	11	---	---
†	00	* A-A or A+(-A)	A-A or A+(-A)
	01	N < 0 } > 2 postnormalizing shifts } FS = 0 and FN = 0 and no underflow	N < 0 } > 2 postnormalizing shifts } FS = 1 and FN = 0 and not (underflow with FZ = 1)
	10		N > 0 }
	11		---
11	00	* Underflow with FZ = 0 and no trap by FS = 1	---
	01	---	underflow, N < 0
	10	---	underflow, N > 0
	11	---	---

* result set to true zero

† applies to add and subtract only where FN = 0

— indicates impossible configurations



PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
T4RL PREZ. NIA	RR → A (insig.)	AXRR = FAMDSF. PREZ. NIA	(repeated significantly next phase)
PH1 T4RL	A → S → B (insig) RR → A (m.s.w. of augend) RRO → RN (store sign of augend) MB → C (m.s.w. of addend) MBO → C0C16 → MWN (store addend sign) S/CXCL32 (for CO → C47, COB31 → C4B71 in PH2)	BXS = FAMDSF. PH1, SXA = FAFL. PH1 AXRR = RNXRRO/2. PH1 S/RN = RRO. RNXRRO; RNXRRO = RNXRRO/2. PH1 (R/RN = CLEAR) S/MWN = FAMDSF. PH1. C0C16, (R/MWN = CLEAR) S/CXCL32 = FAFL. PH1	(for long FAFLM) RNXRRO/2 = FAFL
	R/CC1 (for exp. underflow test in PH15) R/CC2 (" " under/overflow " " " ") 1's → CS0007 (to invert A0007 if A is neg.) S/IEN (start interruptability)	R/CC1 = FAFL. PH1 R/CC2 = FAMDSF. NFAMULH. PH1 CSX1/5 = FAFL. PH1 S/IEN = FAMDSF. NFAMUL. PH1	(also used for significance test in PH15) exp. bits are inverted when neg. no
PH2 T6L	A0 → A47, A0831 → A4B71 (mantissa) C0 → C47, C0B31 → C4B71 (") Exponent differencing setup: (RR _e - MB _e) <ul style="list-style-type: none"> - augend: A ⊕ CS0007 → S + " : A → S <li style="text-align: right;">S → A0007 - addend: C → D + " : C → D 1 → CS7 (for 2's complement) S → B (save uninverted augend exp.) 	AXAL32 = FAFL. PH2 CXCL32 (F.F. set in PH1) SXPB = FAFL. PH2. RN SXA = FAFL. PH2. NRN AXS/1 = FAFL. PH2 DXC/6 = FAFL. PH2. (MWN ⊕ FAFLM) ← MWN DXNC = FAFL. PH2. N(MWN ⊕ FAFLM) ← NMWN CS7X1 = FAFL. PH2. NFAMFLM BXS = FAFL. PH2. N(FAFLM, N02)	m.s.w. of augend → A extension " " addend → C " uninverted augend exp → A0107 (0 → A0, A0831) inverted addend exp → D (only D0007 are signif.) "1" → CS0007 (only B0007 are signif.)

FAL (1D), FAS (3D), FSL (1C), FSS (3C) "FAFLAS"

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH2 T&L	(continued) Access of l.s.w. of operands: (bits 0031) S/LB31/1 MRQ } if long } (addend) S/DRQ } S/CX/1 if short } S/LR31/2 (augend) enable T&RL if long	S/LB31/1 = (FAFL.PH2) MRQ = ("), NO2 S/DRQ = ("), NO2 S/CX/1 = ("), 02 S/LR31/2 = (") T&RL = ("), NO2	causes MBv1 → C in PH3 " 0 → C " (for RRv1 → A in PH3 if long) (0 → A " " short)
PH3 T&L if short T&RL if long	A4771 → S4771 → B4771 (insig) A + D + CS7 → S0007 → E0007 ↑ RR _e - MB _e 0 → P (insig) 0 → A4731 S4771 → A4771 (regenerate A4771) RRv1 → A0031 if long (zeros if short) 1 → NGX if RN (insig) 0 → C0031 if short MBv1 → C0031 if long	SXA/3 = BXS/1 = FAFL.PH3 SXX/1 = SXP/1 = EXS = FAFL.PH3 PX = (FAFL.PH3) AX/1 = (") AXS/4 = (FAFL.PH3.N(FAFLM,ASN)) AXRR = ("), NO2 S/NGX = ("), RN see PH2 "	(for long FAFLM) unbiased exponent difference (for FAFLMD) S4771 = A4771; see SXA/3 above l.s.w. of augend (for FAFLMD) l.s.w. of addend
PH4 T&L	NOTE: B0107 holds the augend exp., D0107 holds the inverted addend exponent. CASE 1: E = 0 (exponents equal) - set up for add/subtract C → D if add E → D } if subtract 1 → CS31 S/PH9, S/T&L	DXC/6 = (FAFLAS.PH4.EZ).07 DXNC/1 = ("), NO7 " = ("), " BRPH9 = S/T&L = (")	

FAL, etc.

2 of 9

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH4 T&L	(continued) CASE 2: E > 0 (augend (A) > addend (C); right shift C) C → D (addend) S/CXS (advance to PH5) CASE 3: E < 0 (addend (C) > augend (A); right shift A) 0 → D 1 → NGX } if A negative 1 → FPR } D0107 → B0107 (larger exp. → B) E+1 → E (precount E toward zero) S/PH7 S/T&L	(C); right shift C DXC/6 = FAFLAS.PH4.NEO.NEZ S/CXS = " DX/1 = (FAFLAS.PH4) S/NGX = (FAFLAS.PH4.EO).RN S/FPR = ("), RN BXND = (") PCTE1 = (") BRPH7 = (") S/T&L = (")	(for A → S → C in PH5) set up for A → S in PH7 remembers polarity reversal D0107 contains inverted exp.
PH5 T&L	(entered from PH4 if E > 0) A → S → C 0 → A 1 → NGX if addend (D) is negative E-1 → E (pre-count E toward zero) 1 → FPR if the addend is opposite S/T&L (advance to PH6)	SXA = (FAFLAS.PH5); CXS was set in PH4. AX/1 = (") S/NGX = ("), MWN MCTE1 = (") S/FPR = (FAFLAS.PH5)(07.MWN + NO7.NMWN) or S/T&L = (")	larger no → C set up for D → S in PH6 ADD with NEG. addend SUB " POS. ")

FAL, etc.

3 of 9

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH6 TBL	(entered only from PH5 (E is now ≥ 0) $ D \rightarrow S \times \frac{1}{6} \rightarrow A$ $C \rightarrow D$ if \overline{FPR} $\overline{C} \rightarrow D, 1 \rightarrow CS31$ if FPR $E-1 \rightarrow E$ (count toward zero) if $E \neq 0$: s/PH8 if $E = 0$: s/PH9, s/TBL	-(shift original addend) $SXADD = AXSR4 = FAFLAS.PH6$ $DXC/6 = (FAFLAS.PH6), N\overline{FPR}$ $DXNC/1 = ("), FPR$ $MCTE1 = (")$ $BRPH8 = ("), NE\neq$ $BRPH9 = S/TBL = ("), EZ$	(NGX was set in PH5 if MWN) original addend $\rightarrow D$, polarity as per FPR (see PH5) (go to "keep shifting" phase) (go to ADD phase), (E counts to -)
PH7 TBL	(entered only from PH4 if E was < 0 (E now is ≤ 0)) - (shift original addend) $ A \rightarrow S \times \frac{1}{6} \rightarrow A$ $C \rightarrow D$ if $(ADD.\overline{FPR} + SUB.FPR)$ $\overline{C} \rightarrow D, 1 \rightarrow CS31$ if (") $E+1 \rightarrow E$ (count toward zero) if $E \neq 0$: (advance to PH8) if $E = 0$: s/PH9, s/TBL	$SXADD = AXSR4 = FAFLAS.PH7$ $DXC/6 = (FAFLAS.PH7), (07 \oplus FPR)$ $DXNC/1 = ("), N(")$ $PCTE1 = (")$ $BRPH9 = S/TBL = ("), EZ$	(NGX was set in PH4 if RN) original addend $\rightarrow D$ as per ADD/SUB, but reversed if FPR was set in PH4 (go to "keep shifting" phase) (go to ADD phase), (E counts to +1)
PH8 TCL	(entered either from PH6 or PH7, but only if the original exponent difference was > 1) $\left. \begin{array}{l} A4771 \rightarrow S4771 \\ 0's \rightarrow S0031 \end{array} \right\}$ if short $A4731 \rightarrow S4731$ if long $S \times \frac{1}{6} \rightarrow A$ $E+1 \rightarrow E$ if $E < 0$ $E-1 \rightarrow E$ if $E \geq 0$ (count toward zero) hold CS31 (for PH9) sustain PH8 if $(E \neq 0), (A4731 \neq 0)$ advance to PH9 if $(E=0) + (A4731=0)$ s/TBL if $(E=0)$	$SXA/3 = (FAFLAS.PH8), 0Z$ $SXA = ("), N0Z$ $AXSR4 = (")$ $PCTE1 = ("), E0$ $MCTE1 = ("), NE0$ $R/CS31 = N(")$ $BRPH8 = ("), NEZ, NA4731Z$ $S/TBL = ("), EZ$; (note: TBL not necessary if PH9 reached by $(A4731=0)$ since A, D, CS will have two clocks to allow for carry propagation.	(0-8 clocks (short); 0-15 (long)) in effect, in short operations significance is lost beyond A0003. This 4 bit group is the "guard digit" (Terminal state will = -1 unless exit caused by A4731Z) (repeater FF)

FAL, FAS, FSL, FSS

4 of 9

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH9 TBL or TCL ↑ (see PH8)	"ADD PHASE" (can be entered from: PH4 if exponents were equal; PH6 or PH7 if exponents differed by 1; PH8 if exponents differed by more than 1) (NOTE: IF FPR is on, it signifies the polarity of the sum obtained in this phase is reversed) $A + D + CS31 \rightarrow S \rightarrow A$ s/FMOF if overflow (mantissa) B0107-64 \rightarrow E0007 $0 \rightarrow B$ (clear for postnorm. ctr. use) $0 \rightarrow D$ $1 \rightarrow NGX$ } set up for $ A \rightarrow S$ in PH12 MRQ/1 R/IEN (stop interruptability) s/PH12 s/TBL	$SXADD = AXS = FAFLAS.PH9$ $s/FMOF = (FAFLAS.PH9), (A47.D47.NK47 + NA47.ND47.K47)$; (does not include -1) $\left\{ \begin{array}{l} NB1 \rightarrow E0001, B0207 \rightarrow E0207, \text{ gated by} \\ EXB = (FAFLAS.PH9) \end{array} \right.$ $BX/1 = (")$ $DX/1 = (")$ $S/NGX = (")$ $MRQ/1 = (")$ $R/IEN = (")$ $BRPH12 = (")$ $S/TBL = (")$	unbiased exponent of sum $\rightarrow E$
PH12 TBL	$ A \rightarrow S$: $\overline{A} + 1 \rightarrow S$ if negative sum $A \rightarrow S$ " positive " CASE 1: FMOF - shift A right $S \times \frac{1}{6} \rightarrow A$ $1 \rightarrow AS0$ if A4731Z $E+1 \rightarrow E$ (adjust exp.)	$SXADD = (FAFLAS.PH12), (A47 \oplus FMOF)$ $SXA = ("), N(")$ $(1 \leq A < 2; -2 \leq A < -1)$ $AXSR4 = FMOF$ $S/AS0 = FMOF, A4731Z$ $PCTE1 = FMOF$ } s/FMOF - see PH9; R/FMOF is always high	(NGX is on) (547 represents $+2^0$) (A = -2 case, yields $+2/6$)

FAL, etc.

5 of 9

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH12 T8L	(continued) CASE 2: $\overline{FM0F} \cdot (\overline{ASN} + \overline{FNF}) -$ $S \rightarrow A$ (IA1 \rightarrow A)	$(\frac{1}{16} \leq A < 1$ or $-1 \leq A < -\frac{1}{16}$ or (inhibit post-normalization). $\overline{FM0F}$) $AXS = FAFLAS.PH9.NFM0F.NFPPN/2.$ (NFPPN/2 reduces to $ASN + FNF$)	
	CASE 3: $\overline{FM0F} \cdot (\overline{ASN} \cdot \overline{FNF}) -$ $SX16 \rightarrow A$ $E-1 \rightarrow E$ (adjust exp) $1 \rightarrow BC31$ (for post-norm, ctr)	$((-\frac{1}{16} \leq A < \frac{1}{16})$ and post-normalize $AXSL4 = FPPN$ } $FPPN = FPPN/2 =$ $MCTE1 = "$ } $FAFLAS.PH12.NFM0F.NASN.FPPN/1$, where $S/BC31 = "$ } $FPPN/1$ reduces to NFNF	shift A left
	s/RTz if $\overline{FM0F} \cdot A4731z$	$s/RTz = (s/RTz/1)$, which reduces to $FAFLAS.PH12.NFM0F.A4731z$	result = 0
	$0 \rightarrow D$ (redun.) $1 \rightarrow Ngx$ $s/90003/1$ if short (causes "K71") $s/LR31/2$ $s/TIOL$ if long	$DX/1 = (FAFL.PH12)$ $s/NGX = (")$ $(s/90003/1) = (")$, NFPRD; reset by CLEAR $s/LR31/2 = (")$ $s/TIOL = FPRD.PH12$	set up for negation and short truncation (for $S \rightarrow RW+1$ if long)
	FPR logic: reverse FPR if the sum generated in PH9 was negative.	$S/FPR = (s/FPR) = (FAFLAS.PH12).(A47 \oplus FM0F)NFPR$ $R/FPR = (R/FPR) = (") (")$	
PH13 T6L or TIOL	(1-6 clocks if short (all T6L); 1-13 clocks if long (first and last TIOL, all others T6L)) NOTES: A contains the absolute value of the sum; if FPR is on (from control in PH4, 5, 12) it signifies the result is negative and suitable adjustments will be made when storing the result.		

FAL, etc

6 of 9

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH13 (continued)	CASE 1: (FAFL.PH13.NFPRR) "RESULT NOT READY" FOR STORAGE; requires shift left or right. (TIOL for first clock if long)	$SXA = (FAFL.PH13.NFPRR)$ $BRPH13 = (")$ $s/TIOL = (")$, N(FPPN.A5255Z), FPRD $s/LR31/2 = (")$ $s/NGX = (")$ $Bx2 \rightarrow B$ (signif. if FPPN-below) $BXBL1 = (")$	(for post-norm. ctr.)
	$A47 \Rightarrow (FAFL.PH13.A47)$ (i.e. sum) = +1; can happen if PH9 produced $-\frac{1}{16}$ and FNF is off, or -1 $Sx \frac{1}{16} \rightarrow A$ (logical) $AXSR4 = (FAFL.PH13.A47)$ $E+1 \rightarrow E$ (adjust exp.) $PCTE1 = (")$		(0-1 clock only; advance to CASE 2)
	$A4751z \cdot \overline{RTz} \cdot \overline{FNF} \Rightarrow FPPN$ (i.e. $0 < sum < \frac{1}{16}$ and "FN" is not inhibiting post-normalization) (NOTE: 0-5 clocks if short (all T6L); 0-12 clocks if long (first clock TIOL, all others T6L)) $SX16 \rightarrow A$ (0's \rightarrow A2831) $AXSL4 = FPPN$ } $FPPN = FPPN/3 =$ $E-1 \rightarrow E$ (adjust exp.) $MCTE1 = "$ } $FAFL.PH13.A4751z.FPPN/1$, where $1 \rightarrow BC31$ (for post-norm, ctr.) $S/BC31 = "$ } $FPPN/1$ reduces to $\overline{NRTz} \cdot \overline{NFNF}$		
	Post-normalization counting logic: B was cleared in PH9 and shifts left by one's in PH13 until the result is ready for storage. BC31 is set each time the result is post-normalized (in PH12 or PH13). As B shifts left, $B30 \leftarrow B31 \leftarrow BC31$, hence if B31 contains a 1 and post-normalizing is still in process, it signifies > 2 shifts are required; also if B30 contains a 1 when the result is ready for storage (or in PH13), it means > 2 shifts took place.		
	Conditionally "kill" underflow indication: $1 \rightarrow E1$ (merge) $E1X1 = FAFLAS.FPPN.FS.NFz.E0.B31$ (merge +64 with negative exponent if > 2 shifts required and flags require trap on significance but not on underflow)		

FAL, etc.

7 of 9

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH13 (Continued)	<p>CASE 2: $A47: (A4751\bar{z} + RTz + FN\bar{z}) \rightarrow$ (i.e. $\frac{1}{16} \leq sum < 1$, or $sum = 0$ or $sum < 1$ and "FN" is inhibiting post-normalization))</p> <p>$\bar{A} + K \rightarrow s$ if sum neg. $A \rightarrow s$ " " pos. $0 \rightarrow s$ if result = 0 or if exponent underflow with the trap flag (Fz) off (note that the underflow indication is killed if > 2 postnormalizing shifts were required and the FS, Fz configuration existed in the flags; hence when significance trap occurs, CC3 and CC4 will be set as a function of the sum rather than by zero, forced by FEUF, Fz)</p> <p>$s \rightarrow RWv1$ if long $\{ s4871 \rightarrow A0831$ $E + 64 \rightarrow A0107$ $\{ (0 \rightarrow A0)$ $1's \rightarrow C50007$ if result neg. s/DRQ s/TBL $s/PH15$ s/RTz if short and $A4771 = 0$</p> <p>$\left. \begin{array}{l} s/TRAP \\ s/TR29 \end{array} \right\}$ trap to 68₁₀ <u>Trap conditions are:</u> overflow (unconditional) underflow (if Fz on) insignificant result (if FN, FS)</p>	<p>FPRR: "RESULT READY" FOR STORAGE (lock: TL0 if long, TL1 if short)</p> <p>$SXADD = FPRR, N(RTz + FEUF, NFz), FPR$ $SXA = " , N("), NFPR$</p> <p>$RW = (FPRR), FPRD, NFTRAP$ $AXSR32 = ("), N(FAFLD, 02)$ $AXE = (")$ (i.e. $E1 \rightarrow A1, E0207 \rightarrow A0207$)</p> <p>$CSX1/5 = ("), FPR$ (for sign insertion) $s/DRQ = (")$ $s/TBL = (")$ $BRPH15 = (")$ $s/RTz = (s/RTz/3) = FPRR, NFPRD, N06, A4771z$ $s/TRAP = (FPRR), FTRAP$ $s/TR29 = ("), FTRAP$ $FTRAP =$ $+ FE0F$ (which = $NE0, E1, RTz, FAFL$) $+ FEUF, Fz$ (where $FEUF = E0, NE1, RTz, FAFL$) $+ FRINSIG, FS$, (where $FRINSIG =$ $FAFLAS, B30$ $+ FAFLAS, NFNF, RTz$)</p>	<p>$K = K31$ due to NGX; also "K7" is high (for proper truncation) if 60003/1 was set in PH12.</p> <p>inhibit if trap, m.s. mantissa bits, uninverted exp. plus bias, and exponent inversion)</p> <p>$\left. \begin{array}{l} \text{needed for short case} \\ \text{where } FN=1 \text{ and signifi-} \\ \text{cance is confined to} \\ \text{A0003 (guard digit)} \end{array} \right\}$</p> <p>$> 2$ post-norm shifts (implies FN) (result = 0). FN</p>


FAL, FAS, FSL, FSS

8 of 9

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH15 TBL	<p>ENDE $A \oplus CS \rightarrow s$ if result $\neq 0$ (see PH13) $s \rightarrow RW$ if NTRAP</p> <p>for $CC3, 4$ contr. $\left. \begin{array}{l} s \rightarrow A \\ 1 \rightarrow A31 \text{ (merge) if result } \neq 0 \\ \text{indication (CC3=1) instead of } = 0 \text{ in a case of unnormal-} \\ \text{ized (FN=1) ADD/SUB} \\ \text{where the result is positive, the biased exponent } = 0, \text{ and signifi-} \\ \text{cance is confined} \\ \text{to the l.s. 32 bits of a long operation)} \end{array} \right\}$ $s/TESTA$</p> <p>$1 \rightarrow CC1$ $1 \rightarrow CC2$</p>	<p>$ENDE = FAMDSF, PH15$ $SXPR = FAFL, PH15, N(RTz + FEUF, NFz)$ $RW = FAMDSF, PH15; RWDIS = TRAP, NINTRAP$</p> <p>$AXS = FAFL, PH15$ $A31X1 = FAFL, PH15, N(RTz + FEUF, NFz)$ $s/TESTA = FAMDSF, NFASHFX, PH15$</p> <p>$s/CC1 = FAFL, PH15, FEUF$ $+ FAFL, PH15, FRINSIG$ ← see PH13</p> <p>$s/CC2 = FAFL, PH15, FEUF$ (exp. underflow) $+ FAFL, PH15, FE0F$</p>	<p>$C50007$ are on if result neg. (inhibited by trap)</p> <p>(needed for sign bit) (needed to assure > 0)</p> <p>(exp. underflow) (insignificant result). FN</p> <p>(inhibited if FS trap and Fz = 0) (exp. overflow)</p>

FAL, etc.

9 of 9



PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
(Phase preceding PRE2,NIA):	S/LR31/2 if long =	(PRE1,NIA+PREB,IX+PRE4).OVI,OLF	for RRV+1 during PRE2,NIA
PRE2,NIA: T+ RL	long: RRV1 → A short: RR → A	AXRR = FAMDSF, PRE2,NIA " = "	l.s.w. of multiplier multiplier
PH1 T+ RL	A → S → B RR → A (redundant if short) RRO → RN (store multiplier sign) MB → C MBO → COC16 → MWN (store multiplicand sign) S/CXCL32 (for C0 → C47, C0831 → C4871 in PH2) R/cc1 (for exp. underflow test in PH15) R/cc2 (" " under/overflow " ") 1's → CS0007 (to invert A0007 if A is neg.) S/IEN (start interruptability)	BXS = FAMDSF, PH1, SXA = FAFL, PH1 AXRR = RNXRRO/2, PH1 S/RN = RRO, RNXRRO; RNXRRO = RNXRRO/2, PH1 } 2 (R/RN = CLEAR) S/MWN = FAMDSF, PH1, COC16, (R/MWN = CLEAR) S/CXCL32 = FAFL, PH1 R/cc1 = FAFL, PH1 R/cc2 = FAMDSF, NFAMULH, PH1 CSX1/S = FAFL, PH1 S/IEN = FAMDSF, NFAMUL, PH1	(0 → B4771 since A4771 = 0) m.s.w of multiplier RNXRRO/2 = FAFL m.s.w of multiplicand exp. bits are inverted when neg.,
PH2 T+L	A0 → A47, A0831 → A4871 (mantissa) C0 → C47, C0831 → C4871 (mantissa) Exponent summing setup: - multiplier: A ⊕ CS0007 → S + " : A → S S → A0007 - multiplicand: C → D + " : C → D 1 → CS0 (to remove 2x bias from sum)	AXAL32 = FAFL, PH2 CXCL32 (F.F. set in PH1) SXPB = FAFL, PH2, RN SXA = FAFL, PH2, NRN AXS/1 = FAFL, PH2 DXNC = FAFL, PH2, N(MWN ⊕ FAFLM) ← = MWN DXC/6 = FAFL, PH2, (MWN ⊕ FAFLM) ← = NMWN S/CS0 = FAFLM, PH2	m.s.w. of multiplier → A extension " " multiplicand → C " uninverted multiplier exp. → A0107 (0 → A0, A0831) uninverted multiplicand exp. → D (only D0007 are signif.) "-128" → CS0007

FML (1F), FMS (3F) "FAFLM"

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH2 T6L	(continued) S → B if short : (replace contents of B with short multiplier; only bits 0-31 are significant and SOB31 reduce to AOB31 regardless of whether S is controlled by SXA or SXPR (as per above)) 1 → FPR if final product is to be negative Access of l.s.w. of operands : (bits 0031) S/LB31/1 MRQ } if long } (multiplicand) S/DRQ } S/CX/1 if short } S/LR31/2 (multiplier) enable T6RL if long	BXS = FAFL.PH2.N(FAFLM.NO2) S/FPR = (S/FPR) = FAFLMD.PH2.(MWN@RN) S/LB31/1 = (FAFL.PH2) MRQ = (").NO2 S/DRQ = (").NO2 S/CX/1 = (").02 S/LR31/2 = (") T6RL = (").NO2	(0 → B4771 since A4771 = 0) causes MBV1 → C in PH3 " 0 → C = " (for RRv1 → A in PH3 if long.) (0 → A " " " short)
PH3 T6L if short, T6RL if long	A4771 → S4771 → B4771 (insig. if short) A + D + CS0 → S0007 → E0007 0 → P 0 → C0031 if short MBV1 → C0031 if long 0 → A4731 ASN case: (A not "simple-normalized") S4771 → A4771 (regenerate A4771) RRv1 → A0031 if long (zeros if short) S/NGX if multiplier negative S/TBL 0 → D (advance to PH4 to normalize A)	SXA/3 = FAFL.PH3, BXS/1 = FAFL.PH3 SXK/1 = SXPR/1 = EXS = FAFL.PH3 PX = FAFL.PH3 see PH2 " AX/1 = FAFL.PH3 (all of A will clear unless AXS/4 = (FAFL.PH3.N(FAFLM.ASN)) AXRR = (").NO2 S/NGX = (").RN S/TBL = (").FAFLMD DX/1 = FAFLMD.PH3	(does not affect B0031 or S0031) (unbiased exponent sum) (P1518 used as iterations ctr.) set terms below are active) (ASN case) S4771 = A4771; see SXA/3 above. for A → S in PH4

FML, FMS

2 of 9

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH3	(continued) ASN case: (A is "simple-normalized") C → D (multiplicand) 0 → A (multiplier is in B) ASN.CSN : S/PHG ASN.CSN ⇒ MPP, which causes: MPP ⇒ { 0 → A C → D 1 → CS if signs opposite S/CXS BCON S/PH9 R/IEN S/TBL	DXC/6 = FAFLM.PH3.ASN AX/1 is high and no set terms are active BRPH6 = FAFLM.PH3.ASN.NCSN MPP = FAFLM.PH3.ASN.CSN AX/1 = MPP DXC/6 = MPP CSX/1 = MPP.(MWN@RN) S/CXS = (S/CXS/1) = MPP BCON = BxBR2.FAMDSF/M.etc, which red. to MPP BRPH9 = MPP R/IEN = MPP S/TBL = (S/CXS/1) = MPP	to simple-normalize multiplicand prepare for iterations redundant in PH3 but needed if MPP rises in PH5 or PH7 (positive product scheme) for D@CS → C in PH9 functions described separately pre-iterations Phase stop interruptability for D@CS → C → Df(BCON)
PH4 T6L	(entered only if the multiplier is not normalized) if A = 0: S/PH3, S/RTZ, MRQ/1, R/IEN, S/LR31/2, S/TIOL if not (short, odd) A → S FPRENR causes: } insig if A = 0 SXIG → A E-1 → E up-count P1518 if A ≠ 0 C → D if NCSN (advance to PH5 if A ≠ 0) NOTE: normalization of the A , instead of A, avoids the case of the smallest possible negative multiplier (all 1's) being normalized to become "-1". This would require special control logic to circumvent PH10.	{ S/RTZ = BRPH3 = R/IEN = S/LR31/2 = (S/RTZ/1), which reduces to FAFLM.PH4.A4731Z } (result = 0) SXADD = FAFLMD.PH4 FPRENR = FAFLMD.PH4.NASN AXSL4 = FPRENR MCTE1 = FPRENR PCTP5 = PCTP5/1 = FPRENR.NA4731Z DXC/6 = FAFLMD.PH4.NCSN	A+1 if NGX, A if GX. "prenormalize R operand." A shifts left one hex. down-count exponent. delete 2 multiply iterations. (for D → S in PH6)

FML, FMS

3 of 9

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH5 TGL	<p>(entered only if multiplier was an unnormalized non-zero number) (1-5 clocks if short, 1-13 clocks if long)</p> <p><u>ASN ⇒ FPREN R</u> :</p> <p>A → SX16 → A E-1 → E up-count P1518 sustain PH5</p> <p>(0-4 clocks if short) (0-12 " " long)</p> <p><u>ASN . CSN</u> :</p> <p>(advance to PH6)</p> <p><u>ASN . CSN ⇒ MPP</u> s/PH9, etc. - see descr. PH3</p>	<p>FPREN R = FAFLMD . PH5 . NASN SXA = FAFL . PH5 , AXSL4 = FPREN R MCTE1 = FPREN R PCTPS = PCTPS/3 = FPREN R . NA4731Z BRPH5 = FPREN R . PH5</p> <p>MPP = FAFLM . PH5 . ASN . CSN</p>	<p>normalize, etc (same as PH4)</p> <p>to normalize multiplicand</p> <p>prepare for iterations</p>
PH6 TGL	<p>(entered only if multiplicand is unnormalized; can be entered from PH3 or PH5)</p> <p>D → S</p> <p><u>FPREN M causes</u></p> <p>SX16 → A E-1 → E s/CXS s/TBL</p> <p>insig. if D = 0</p> <p>(advance to PH7)</p>	<p>SXD = FAFLMD . PH6 FPREN M = FAFLMD . PH6 . N(PH7, ASN) = FAFLMD . PH6 AXSL4 = FPREN M MCTE1 = FPREN M . FAFLM s/CXS = FPREN M . NA4731Z + (s/CXS/1) s/TBL = (s/CXS/1) ← = FAFLMD . PH6</p>	<p>C is in D (+ or - no.) "prenormalize M operand" multiplicand × 16 → A down-count exponent (for A → S → C → D in PH7)</p>
PH7 TGL TBL	<p>(entered from PH6 only) (1-6 clocks if short, 1-14 clocks if long; maximum applies only to "all 1's" multiplicand)</p> <p>if A = 0: s/PH13, etc. same as in PH4</p> <p>(first clock only)</p>	<p>(S/RTZ/1) reduces to FAFLMD . PH7 . A4731Z</p>	<p>result = 0</p>

FML, FMS

4 of 9

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH7 TGL	<p>(continued)</p> <p>if A ≠ 0:</p> <p><u>ASN ⇒ FPREN M</u> :</p> <p>A → SX16 → A E-1 → E s/CXS sustain PH7</p> <p>insig if A = 0 only if A ≠ 0</p> <p><u>ASN ⇒ MPP</u> s/PH9, etc. - see descr. PH3</p> <p>S → C (all cases)</p>	<p>FPREN M = FAFLMD . PH7 . N(PH7, ASN) = FAFLMD . PH7 . NASN SXA = FAFLMD . PH7 , AXSL4 = FPREN M MCTE1 = FPREN M . FAFLM s/CXS = FPREN M . NA4731Z BRPH7 = FPREN M . NA4731Z</p> <p>MPP = FAFLM . FAFLMD . PH7 . ASN (surplus, mech. convenience)</p> <p>CXS is on throughout PH7</p>	<p>continue prenormalization (1-5 clocks if short 1-13 " " long)</p> <p>prepare for iterations</p> <p>(For A → S → C → D when MPP)</p>
PH9 TBL	<p>(entered from PH3, PH5, or PH7 as function of MPP)</p> <p>D ⊙ CS → S → C</p> <p>C → D f(BCON)</p> <p>BCON (described separately) O → D (related to BCON logic) S/MIT (MIT is a fast PH10 . FAMDSF/M) S/TIL (for single level timing)</p> <p>s/FLMC if significance in the original multiplier existed only in the least significant clocks of PH10 to be used)</p>	<p>SXPR = FAMDSF/M . PH9; CXS was set by MPP, CS's are on if (MWN ⊗ RN) (described separately)</p> <p>BCON = BXBRE . FAMDSF/M, etc, which reduces to DX/1 = (FAMDSF/M . PH9) S/MIT = (") (repeater) S/TIL = (") . NKSC . N((s/FLMC/1) . P18)</p> <p>FAMDSF/M . PH9 (sustained in PH10 until MITEX) inhibit when single clocking or when only two PH10 clocks</p> <p>multiplier existed only in the least significant hex. (i.e. only two s/FLMC = PH9 . P18 . (s/FLMC/1), where (s/FLMC/1) = FAFLM . P16 (P15 + 02)</p>	<p>(match multiplicand sign to multiplier for product)</p> <p>(sustained in PH10 until MITEX)</p> <p>inhibit when single clocking or when only two PH10 clocks</p>

FML, FMS

5 of 9

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH10 TIL	<p>"MIT" (multiply iterations) (12 clocks if short, 28 clocks if long; subtract 2 clocks if short, 28 clocks if long; timing will be T6L in that case)</p> <p>NOTE: Register organization, bit control, and other such details are described separately (under "MIT functions"). Only general control functions are noted below.</p> <p>FLMC is high during the next to last clock MITEX " " " " last clock MPI9 " " " { even numbered clocks, excluding last. up-count P1518 when MPI9 = 1 BCON sustain PH10 until last clock R/TIL (initiate end of TIL (2 clocks in adv.)) R/MIT (repeater) S/TBL (advance to PH11)</p>	<p>S/FLMC = MPI9. (S/FLMC/1) ← see phase 9 S/MITEX = FLMC S/MPI9 = BCON. (S/MPI9/1), which reduces to MIT. NFLMC. NMITEK. NMPI9 PCTP5 = MPI9 BCON = BXB22.FAMDSE/M. NFLMC, etc, which reduces to MIT. NFLMC BRPH10 = MIT. NMITEK. NCLEAR R/TIL = MPI9. (S/FLMC/1) + NMIT S/MIT = MIT. NMITEK. NCLEAR S/TBL = MITEK. FAFLM</p>	<p>x number of PH5 clocks</p> <p>resets always high</p> <p>5-bit iterations ctr</p> <p>(NMIT for initial reset)</p>
PH11 TBL	<p>(Assimilation phase)</p> <p>A + CS + K31 → S → A B + CS32, CS33, BCI → B</p> <p>(D contains zero) C → D F(BCON) 1 → CS31 if 1's complement → D MRQ/1 S/TBL (advance to PH12)</p>	<p>SXADD = FAMDSE/M. PH11, AXS = FAMDSE/M. PH11 BxB = FAMDSE/M. PH11</p> <p>described separately CSX1/8 = PH11 (S/BCWCM) ← (BCON LOGIC) MRQ/1 = FAFLM. PH11 S/TBL = FAFLMD. PH11</p>	<p>K31 is end carry from B (affects B0007 only)</p> <p>sign iteration set-up</p>

FML, FMS

6 of 9

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH12 TBL	<p>(sign iteration)</p> <p>A + D + CS31 → S → A 0 → D S/NGX S/G0003/1 if short. R odd (causes "K71") S/LR31/2 S/TIOL if not (short. R odd)</p>	<p>SXADD = FAFLM. PH12, AXS = FAFLM. PH12 DX/1 = FAFL. PH12 S/NGX = FAFL. PH12 (S/G0003/1) = FAFL. PH12. NFPRD, reset by CLEAR S/LR31/2 = FAFL. PH12 S/TIOL = FPRD. PH12</p>	<p>completes product </p> <p>set up for negation and short truncation for S → RWV1 if long or Reven</p>
PH13 T6L or TIOL	<p>(1-2 clocks, both T6L if (short. R odd), otherwise both TIOL). (NOTE: product is an absolute value: $\frac{1}{256} \leq n \leq 1$, or = 0)</p> <p>CASE 1: (FAFL. PH13. NFPRR): "RESULT NOT READY" FOR STORAGE; requires shift left or right (1 clock if req'd)</p> <p>A → S sustain PH13 " TIOL if not (short. R odd) " LR31/2 " NGX B x 2 → B (insig)</p> <p>A47 ⇒ (FAFL. PH13. A47). (i.e. product = 1, e.g. $-\frac{1}{16} \times -\frac{1}{16}$ results in -1×-1, hence prod. = +1) S x 1/16 → A (logical) E + 1 → E AXSR4 = (FAFL. PH13. A47) PCTE1 = (")</p> <p>A47512 . RTZ ⇒ FPPN (i.e. product = $\frac{1}{256} \leq n < \frac{1}{16}$) S x 1/6 → A B0003 → A2831 E - 1 → E 1 → BC31 (insig) AXSL4 = FPPN bit path provided by AXSL4. FAFLM. PH13 MCTE1 = FPPN S/BC31 = FPPN</p>	<p>high except in certain FAFLAS cases</p> <p>(for FAFLAS)</p> <p>down-count exponent (for FAFLAS)</p>	

FML, FMS

7 of 9

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH13 (Continued)	<p>CASE 2: $\overline{A47} \cdot (\overline{A4751Z} + RTZ) \Rightarrow FPRR$: "RESULT READY" FOR STORAGE (i.e. $product = \frac{1}{2} \leq n < 1$, or = 0)</p> <p> $\overline{A} + K \rightarrow S$ if product negative $A \rightarrow S$ " " positive $0 \rightarrow S$ " result zero or exp. underflow </p> <p>$S0031 \rightarrow RW.1$ if not (short, R_{odd})</p> <p> $S4871 \rightarrow A0831$ $E+64 \rightarrow A0107$ $(0 \rightarrow A0)$ </p> <p>$1's \rightarrow CS0007$ if result negative</p> <p>S/DRQ S/TBL S/PH15</p> <p>Trap if result not zero and (exp. overflow + exp. underflow with trap flag (FZ) on):</p> <p>S/TRAP S/TR29 (for trap address 68_{10})</p>	<p>with the trap flag (FZ) off (i.e., neither \overline{A} above)</p> <p>RW = FPRR, FPRD, NFTRAP</p> <p>AXAR32 = FPRR.N (FAFLD.02)</p> <p>AXE = FPRR ($\overline{E1} \rightarrow A1$, E0207 \rightarrow A0207)</p> <p>CSX1/5 = FPRR, FPR (for sign insertion)</p> <p>S/DRQ = FPRR S/TBL = " BRPH15 = "</p> <p>FTRAP = FEOF + FEUF, FZ FEOF = FAFL, NRTZ, NEO, E1 FEUF = " " " E0, NE1 S/TRAP = (FPRR, FTRAP) S/TR29 = (")</p>	<p>K = K31 due to NGX; also, if (short, R_{odd}), "K71" is on for proper truncation;</p> <p>inhibit if trap (ref. PH12)</p> <p>m.s. mantissa bits uninverted exponent plus bias (sign inserted next phase and exponent inversion)</p> <p>overflow: unbiased exp. > 63 underflow: " " < -64</p>


FML, FMS

8 of 9

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH15 TBL	<p>ENDE</p> <p>$A @ CS \rightarrow S$ if result not zero $S \rightarrow RW$ if NTRAP</p> <p>for CC3, CC4 $\left\{ \begin{array}{l} S \rightarrow A \\ 1 \rightarrow A31 \text{ if result not zero (merge)} \\ \text{contr. } S/TESTA \end{array} \right.$</p> <p>$1 \rightarrow CC1$ if underflow $1 \rightarrow CC2$ " " or overflow } and result $\neq 0$</p>	<p>ENDE = FAMDSF, PH15</p> <p>SXPR = FAFL, PH15, N(RTZ + FEUF, NFZ)</p> <p>RW = FAMDSF, PH15; RWDIS = TRAP, NINTRAP</p> <p>AXS = FAFL, PH15</p> <p>ABIX1 = FAFL, PH15, N(RTZ + FEUF, NFZ)</p> <p>S/TESTA = FAMDSF, NFASHFX, PH15</p> <p>S/CC1 = FAFL, PH15, FEUF S/CC2 = FAFL, PH15, (FEUF + FEOF)</p>	<p>CS0007 are on if result neg. (inhibited by TRAP) (needed for sign bit.) (needed for certain FAFLAS cases)</p>

FML, FMS

9 of 9



PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
T4RL PRE2, N1A	RR → A (insig)	AXRR = FAMDSF.PRE2, N1A	(repeated significantly next phase)
PH1 T4RL	A → S → B (insig) RR → A (m.s.w. of numerator) RRO → RN (store sign of numer.) MB → C (m.s.w. of denominator) MBO → C0C16 → MWN (store denom. sign) S/CXCL32 (for C0 → C47, C0B31 → C4B71 in PH2) R/CC1 (for exp. underflow test in PH15) R/CC2 (for " under/overflow " " " , or " divide by zero test in PH7) 1's → CS0007 (to invert A0007 if A is neg.) S/IEN (start interruptability)	BXS = FAMDSF.PH1, SXA = FAFL.PH1 AXRR = RNXRRO/2.PH1 S/RN = RNXRRO.RRO; RNXRRO = RNXRRO/2.PH1 (R/RN = CLEAR) (by preparation control) S/MWN = FAMDSF.PH1.C0C16, (R/MWN = CLEAR) S/CXCL32 = FAFL.PH1 R/CC1 = FAFL.PH1 R/CC2 = FAMDSF.NFAMULH.PH1 CSX1/S = FAFL.PH1 S/IEN = FAMDSF.NFAMUL.PH1	(for long FAFLM) RNXRRO/2 = FAFL exp. bits are inverted when neg. no.
PH2 TL	A0 → A+7, A0B31 → A+771 (mantissa) C0 → C+7, C0B31 → C+771 (") Exponent differencing set-up (numer. exp { - numer: A ⊕ CS0007 → S + " : A → S S → A0007 - denom: C → D + " : C → D → CS7 (for Z's complement) S → B (insig)	AXAL32 = FAFL.PH2 CXCL32 (F.F. set in PH2) minus denom. exp.): SXPR = (FAFL.PH2), RN SXA = ("), NRN AXS/1 = (") DXC/6 = ("), (MWN ⊕ FAFLM) ← MWN DXNC = ("), N(") ← NMWN CS7X1 = ("), NFAFLM BXS = ("), N(FAFLM, N02)	m.s.w. of numer. → A extension " " denom. → C " uninverted numerator exp. → A0107 (0 → A0, A0B31) inverted denominator exp → D, (only D0007 are signif.) "1" → CS0007 (For FAFLAS and FAFLM)

FDL (1E), FDS (3E) "FAFLD"

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH2 T&L	(continued) Access of l.s.w. of operands (bits 0031) $S/LB31/1$ MRQ S/DRQ } if long (denominator) $S/CX/1$ if short $S/LR31/2$ (numerator) enable T&RL if long S/FPR if final quotient is to be negative	$S/LB31/1 = (FAFL, PH2)$ $MRQ = ("), NOZ$ $S/DRQ = ("), NOZ$ $S/CX/1 = ("), .02$ $S/LR31/2 = (")$ $T&RL = ("), NOZ$ $S/FPR = (S/FPR) = FAFLMD, PH2, (MWN \odot RN)$	causes MBV \rightarrow C in PH3 " 0 \rightarrow C " " (for RRv1 \rightarrow A in PH3 if long) (0 \rightarrow A * " " short) algorithm generates quotient
PH3 T&L if short T&RL if long	$A4771 \rightarrow S4771 \rightarrow B4771$ (insig) $A + D + CS7 \rightarrow S0007 \rightarrow E0007$ numer. exp. - denom. exp $0 \rightarrow P$ (clear iterations ctr.) $0 \rightarrow A4771$ $A4771 \rightarrow S4771 \rightarrow 4771$ (regenerate) $RRv1 \rightarrow A0031$ if long (clears if short) $1 \rightarrow NqX$ if RN (for $ A \rightarrow S$ in PH4) $0 \rightarrow C0031$ if short $MBV1 \rightarrow C0031$ if long $0 \rightarrow D$ $S/T&L$	$SXA/3 = BXS/1 = FAFL, PH3$ $SXK/1 = SXPR/1 = EXS = FAFL, PH3$ $PX = (FAFL, PH3)$ $AX/1 = (")$ $AXS/4 = (FAFL, PH3, N(FAFLM, ASN))$; $SXA/3 = FAFL, PH3$ $AXRR = ("), NOZ$ $S/NqX = ("), RN$ see PH2 $DX/1 = FAFLMD, PH3$ $S/T&L = (FAFL, PH3, N(FAFLM, ASN)), FAFLMD$	(for long FAFLM) unbiased exp. difference $FAFL, PH3$ l.s.w. of numerator l.s.w. of denominator (for $ A \rightarrow S$ in PH4)
PH4 T&L	(purpose: process numerator - convert to CASE 1: $(ASN + (A4731=0)), CSN$: (denom. of unknown magnitude) $S/PH6$ $C \rightarrow D$ $ A \rightarrow S$ $S \rightarrow A$ (insig-replaced in PH6) $S \rightarrow B$ (save for PH8)	absolute value, zero check, prenormalize if of unknown magnitude $BRPH6 = (FAFLD, PH4), NCSN, (ASN + A4731 \neq)$ $DXC/6 = (FAFLMD, PH4), NCSN$ $SXADD = (")$ $AXS = (FAFLD, PH4), ASN$ $BXS = ("), NCSN$	necessary, examine denom.) set-up for zero checking and prenormalizing denom.

FDL, FDS

2 of 9

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH4 T&L	(continued) CASE 2: $(A4731=0), CSN \Rightarrow (S/RTZ/1)$, which reduces to $FAFLD, PH4, A4731 \neq, CSN$. (0 \neq non-zero denom.) $S/PH13$ (next to end phase) S/RTZ (result = 0 indicator) $MRQ/1$ (go for next instruction) $R/IEEN$ (terminate interruptability) $S/LR31/2$ (for $S \rightarrow RWv1$ in long case) $S/TIOL$ if long CASE 3: $(A4731 \neq 0)$ $ASN \Rightarrow FPENR$ (numerator not simple-normalized (includes =0)) (i.e. $0 \leq n < 1/16, -1/16 \leq n < 0$) $ A \rightarrow SX16 \rightarrow A$ $E-1 \rightarrow E$ (adj. exp) up-count P1518 if $A \neq 0$ (insig) (advance to PH5) $C \rightarrow D$ if \overline{CSN} ASN : (numerator is simple-normalized) (i.e. $1/16 \leq n < 1, -1 \leq n < -1/16$) $ A \rightarrow S \rightarrow A$ CSN : (see CASE 1) $CSN \Rightarrow DPP$ $C \rightarrow D$ if MWN $\bar{C} \rightarrow D, 1 \rightarrow CS31$ if \overline{MWN} DPP <ul style="list-style-type: none"> $0 \rightarrow B$ $S/PH9$ $S/T&L$ ALL CASES: $ A \rightarrow S$	$BRPH13 = (S/RTZ/1)$ $S/RTZ = (")$ $MRQ/1 = ("), FAFLMD$ $R/IEEN = (")$ $S/LR31/2 = (")$ $S/TIOL = ("), FPRD$ $FPENR = FAFLMD, PH4, NASN$ $AXSL4 = FPENR$ $MCTE1 = "$ $PCTPS = PCTPS/3 = FPENR, NA4731 \neq$ $DXC/6 = FAFLMD, PH4, NCSN$ $AXS = FAFLD, PH4, ASN$ $DPP = FAFLD, PH4, ASN, CSN$ $DXC/6 = DPP, MWN$ $DXNC/1 = DPP, NMWN$ $BX/1 = DPP$ $BRPH9 = DPP$ $S/T&L = DPP$ $SXADD = FAFLMD, PH4$	$(R/RTZ = CLEAR)$ $(Q \rightarrow P, etc)$ (was set in PH1) (not needed if short) (needed because $S \rightarrow RWv1$) prenormalize "R" operand $ numer. \times 16 \rightarrow A$ (insignificant if $A=0$) (for FAFLM) (for PH6) $ numer. \rightarrow A$ set-up for divide iterations $- Denom. \rightarrow D, CS$ Clear B for PH9, 10, 11 (NqX was set in PH3 if RN)

FDL, FDS

3 of 9

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH5 T6L	(entered from PH4 if \overline{ASN} , $A \neq 0$) (1-5 clocks if short, 1-13 clocks if long) CASE 1: $\overline{ASN} \Rightarrow \overline{FPREN R}$ $A \rightarrow SX16 \rightarrow A$ $E-1 \rightarrow E$ (adj. exp.) sustain PH5 up-count PIS18 (insig.) CASE 2: \overline{ASN} ($1/16 \leq A < 1$) \overline{CSN} (advance to PH6) $\overline{CSN} \Rightarrow \overline{DPP}$ $s/PH9$, etc. (descr. in PH4 - CASE 3) BOTH CASES: $A \rightarrow S$ $S \rightarrow B$ if \overline{CSN}	5 clocks if short, $1-13$ clocks if long $FPREN R = FAFLMD.PH5.NASN$ $AXSL4 = (FPREN R)$ $MCTE1 = (")$ $BRPH5 = (").PH5$ $PCTP5 = PCTP5/3 = FPREN R.NA4731Z$ $DPP = FAFLD.PH5.ASN.CSN$ $SXA = FAFL.PH5$ $BXS = FAFLD.PH5.NCSN$	continue prenormalizing "R" operand (A contains a non-zero pos. no.) for FAFLM (to simple normalize denom.) (save normalized numer.) for return to A in PH8)
PH6 T6L	(entered only if \overline{CSN} - from PH4 or PH5) $D \rightarrow S$ $FPREN M$ causes: $Sx16 \rightarrow A$ $E+1 \rightarrow E$ S/CXS S/TBL } insig if $D=0$ (advance to PH7)	D contains the denominator where $0 \leq d < 1/16$ or $-1/16 \leq d < 0$ $SXD = (FAFLMD.PH6)$ $FPREN M = (")N(PH7.ASN) = FAFLMD.PH6$ $AXSL4 = (FPREN M)$ $PCTE1 = (").FAFLD$ $S/CXS = (").NA4731Z + (S/CXS/I)$ $S/TBL = (S/CXS/I) \leftarrow = FAFLMD.PH6$	D contains the denominator where $0 \leq d < 1/16$ or $-1/16 \leq d < 0$ (C \rightarrow D in PH4) prenormalize "M" operand denom. $x16 \rightarrow A$ adjust exp. (for $A \rightarrow S \rightarrow C \rightarrow D$ in PH7)

FDL, FDS

4 of 9

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH7 T6L T8L 1st clock only)	(entered from PH6 only) (1-6 clocks if short, 1-14 clocks if long; maximum applies only to "all 1's") CASE 1: $(A=0)$ (DIVIDE BY ZERO) $1 \rightarrow CCZ$ ($n \div 0$ overflow) $s/PH13$, RTZ , etc. (descr. in PH4 - CASE 2) CASE 2: $(A \neq 0)$ $\overline{ASN} \Rightarrow \overline{FPREN M}$: $A \rightarrow SX16 \rightarrow A$ $E+1 \rightarrow E$ S/CXS sustain PH7 } insig if $A=0$ } only if $A \neq 0$ \overline{ASN} : (advance to PH8) BOTH CASES: $A \rightarrow S \rightarrow C$	1-14 clocks if long; maximum applies only to "all 1's" $S/CCZ = FAFLD.PH7.A4731Z$ (S/RTZ/1) reduces to FAFLMD.PH7.A4731Z $FPREN M = FAFLMD.PH7.N(PH7.ASN) = FAFLMD.PH7.NASN$ $AXSL4 = (FPREN M)$, $SXA = FAFLMD.PH7$ $PCTE1 = (").FAFLD$ $S/CXS = (").NA4731Z$ $BRPH7 = (").NA4731Z$ CXS is on throughout PH7	denom., which becomes "1" (cc's will = 0100) (set next to last phase) continue prenorm. denom. (1-5 clocks if short 1-13 clocks if long) last clock puts simple-normalized denom. in C
PH8 T6L	(entered from PH7 only) $B \rightarrow S \rightarrow A$ $DPP \Rightarrow s/PH9$, etc. (descr. in PH4, CASE 3)	$SXB = AXS = FAFLD.PH8$ DPP reduces to FAFLD.PH8	retrieve normalized numer. (ASN is high)
PH9 T8L or T6L	(entered by DPP from PH4, 5, or 8) (1-2 clocks; 2 clocks only if numer = +1, in which case 2nd clock is T6L) NOTE: A contains numer. , which is $1/16 \leq n \leq 1$ or $n=0$ (initial condition in this phase) D contains - denom. , where denom is $1/16 \leq d \leq 1$ hence, $ A \div D $ could produce a quotient in the range $1/16 \leq q \leq 16$ if $n \neq 0$, PH9 and 10 scale the numerator to assure a quotient in the range $1/16 \leq q < 1$ (i.e. normalized)		

FDL, FDS

5 of 9

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH9 (continued)	<p><u>CASE 1: $A \neq 0$</u> (means $A = +1$, hence $A \rightarrow S \times \frac{1}{16} \rightarrow A$ (produces $+\frac{1}{16}$) $E + 1 \rightarrow E$ (adj. exp.) sustain PH9 (advance to CASE 2)</p> <p><u>CASE 2: $A = 0$</u> (means $\frac{1}{16} \leq A < 1$ or $A = 0$, hence $\frac{1}{16} \leq q < 16$) (TIMING: TBL if not entered from K46 is fast enough to gate functions, as the only bits to change on the adder are</p> <p>$A \rightarrow S \times 2 \rightarrow A$ (scale for 2^{-1} iteration) if $(n \geq d), (n \neq 1)$: ($1 \leq q < 16$) (advance to PH10) if $(n < d), (n \neq 0)$: ($\frac{1}{16} \leq q < 1$) $S/PH11$ } start iterations S/TBL } if $(n = 0)$: ($q = 0$) $S/PH13, S/RTZ$, etc. (described in PH4, CASE 2), ($S/RTZ/1$) reduces to FAFLD.</p> <p>ALL CASES: $A \rightarrow S$ hold CS31 (for 2^{-1} iteration)</p>	$1 \leq q \leq 16$ (possible only if orig. numer = -1 or $-\frac{1}{16}$) $AXSR4 = (FAFLD, PH9, A47)$ $PCTE1 = (")$ $BRPH9 = (")$	TBL timing assures $\frac{1}{16} \leq q \leq 1$ (TBL not sustained) L is sufficient since A47S1.) $A31 \rightarrow B0$, where $B0 = 0$ to shift numerator right 1 hex { $A47$ implied by $K46$ since $D47=1$ ($NK46$ is 4 levels old in TBL case; 6 levels if TBL) PH9, A4731z
PH10 TGL	(entered only if $n \geq d$ in PH9, CASE 2.) $A \rightarrow S \times \frac{1}{16} \rightarrow A$ $S2830 \rightarrow B0002$ $E + 1 \rightarrow E$ (adj. exp.)	($1 \leq q < 16$) $AXSR4 = (FAFLD, PH10), SXA = FAMDSF, PH10$ gated by (") $PCTE1 = (")$	assures $\frac{1}{16} \leq q < 1$ $B = 0, S31 = 0$

FDL, FDS

6 of 9

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH10 TGL	(continued) hold CS31 (for 2^{-1} iteration)	$R/CS31 = N(FAFLD, PH10)$	
PH11 TBL	"DIT" Divide iterations (23 clocks if short, 55 if long) (2^{-1} iteration through next to last iteration; ($2^0 = 0$)) (initial conditions: A contains $2 \times$ adjusted numer., (D,CS) contain $- denom $; also $\frac{1}{8} c \leq A < 2 c $)		
	<u>CONTROL SIGNALS:</u> DIT (divide iterations) DITEX (last clock of DIT)	$FAMDSF/D, PH11$ $DITEX = (FAFLD).02.(P27, P29, P30)$ + ("), P26.(")	short: P = 22 (23rd Clock) long: P = 54 (55th ")
	<u>CONTROL FUNCTIONS:</u> $P + 1 \rightarrow P$ iterations ctr. } if DITEX sustain PH9 } " TBL } (advance to PH12) $MRQ/1$ ($Q \rightarrow P$, etc.) } if DITEX $R/1EN$ (stop interruptability) }	$PCTP1 = (DIT, NDITEX)$ $BRPH9 = (")$ $S/TBL = FAFLD, PH11$	P was cleared in PH3
	<u>REGISTER CONTROL:</u> $\left\{ \begin{array}{l} A + D + CS31 \rightarrow S \times 2 \rightarrow A \\ B0 \rightarrow A31 \text{ until } P26 = 1 \end{array} \right\}$ residue $\left\{ \begin{array}{l} B \times 2 \rightarrow B \\ K46 \rightarrow B31 \end{array} \right\}$ quotient $\left\{ \begin{array}{l} C \rightarrow D \\ \bar{C} \rightarrow D \end{array} \right\}$ if $(MWN \oplus K46)$ \pm denom. $\left\{ \begin{array}{l} 1 \rightarrow CS31 \end{array} \right\}$ if $(MWN \oplus K46)$ $MWN, K46 + \overline{MWN}, K46$ $(c-).(s-) + (c+).(s+)$	$\left\{ \begin{array}{l} SXADD = DIT \\ AXSL1 = DIT, N(FADIV, P26) = DIT \\ S/A31 = AXSL1, A31EN/2 \leftarrow B0, FAMDSF/1 \leftarrow FAMDSF, N(FAFLD, (PH11, P26 + PH12)) \\ BXBL1 = DIT \\ S/B31 = K46, FAFLD, PH11 \\ DXC/D \text{ reduces to } (FAFLD, PH11), N(MWN \oplus K46) \\ DXNC/D \text{ " " (")} . (") \\ S/CS31 = DXNC/D \end{array} \right\}$	residue $\times 2 \rightarrow A$ $FAMDSF, N(FAFLD, (PH11, P26 + PH12))$ quotient! K46 means pos. residue polarity of denom. clocked into D, CS is opposite to residue clocked into A.

FDL, FDS

7 of 9

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH12 TBL	(Final iteration) $\left\{ \begin{array}{l} B \rightarrow S \times 2 \rightarrow A \\ K46 \rightarrow A31 \end{array} \right\}$ completes quotient $\left\{ \begin{array}{l} 0 \rightarrow D \\ S/NGX \\ S/90003/1 \text{ if short (insig)} \\ S/LR3/2 \text{ (for } S \rightarrow RW1 \text{ if long)} \\ S/TIOL \text{ if long} \end{array} \right\}$ set up for negation	$AXSL1 = SXA = FAFLD, PH12$ $S/A31 = AXSL1, A31EN/2 \leftarrow K46, FAFLD, PH12$ $Dx/1 = (FAFL, PH12)$ $S/NGX = (\quad)$ $(S/90003/1) = (\quad), NFPRD$ $S/LR3/2 = (\quad)$ $S/TIOL = FPRD, PH12$	2^{-24} if short, 2^{-56} if long (quotient is "right aligned") "FLOATING POINT RESULT DOUBLE"
PH13 TIOL if long, TBL if short	(next to last phase. 1 clock.) NOTE: The quotient is in A0831 if short or in A4831 if long. The most significant (RTZ is on if either operand = 0) FPRR is high: "FL. PT. RESULT READY" $\left\{ \begin{array}{l} A + K \rightarrow S \text{ if quotient neg.} \\ A \rightarrow S \text{ " " pos.} \\ 0 \rightarrow S \text{ if underflow with } FZ=0, \text{ or if } RTZ \\ S \rightarrow RW1 \text{ if long (and not trap)} \end{array} \right.$ $\left\{ \begin{array}{l} S4871 \rightarrow A0831 \text{ if long} \\ S0871 \rightarrow A0831 \text{ if short} \\ E+64 \rightarrow A0107 \\ (0 \rightarrow A0) \\ 1's \rightarrow CS0007 \text{ if result neg.} \\ S/DRQ \\ S/TBL \\ S/PH15 \end{array} \right.$	$FPRR = NA47, (NA4751Z + FAFLD, 02 + RTZ)$ $SXADD = (FPRR), N(RTZ + FEUF, NFZ), FPR$ $SXA = (\quad), N(\quad), NFPR$ $RW = (\quad), FPRD, NFTRAP$ $AXSR32 = (\quad), N(FAFLD, 02)$ $AXS/3 = FAFLD, PH13, 02$ $AXE = (FPRR), (i.e. \bar{E}1 \rightarrow A1, E0207 \rightarrow A0207)$ $CSX/5 = (\quad), FPR$ (for sign insertion and exponent inversion) $S/DRQ = (\quad)$ $S/TBL = (\quad)$ $BRPH15 = (\quad)$	hex. is non-zero (unless RTZ), (reduces to FAFLD, PH13), $K = K31$ due to NGX, ("K71" will be high insignificantly in the short case since 54707 are ignored), m.s. bits of quotient, entire quotient, uninverted exp. plus bias, and exponent inversion)

FDL, FDS

8 of 9

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH13 TBL	(continued) TRAP LOGIC: $\left\{ \begin{array}{l} \text{overflow (unconditional)} \\ \text{underflow (if } FZ=1) \\ \text{divide by zero (unconditional)} \\ \text{(inhibit } S \rightarrow RW1) \\ S/TRAP \\ S/TRZ9 \end{array} \right\}$ Trap to G8 ₁₀	$FTRAP =$ $+ FE0F$ $+ FEUF, FZ$ $+ CC2$ $RW = FPRR, FPRD, NFTRAP$ $S/TRAP = (FPRR, FTRAP)$ $S/TRZ9 = (\quad)$	$FE0F = (FAFL, NRTZ), NEO, E1$ $FEUF = (\quad), EO, NE1$ see S/CC2 in PH7
PH15 TBL	ENDE $A@CS \rightarrow S$ if not (quo = 0 or div by 0) $S \rightarrow RW$ if NTRAP For $\left\{ \begin{array}{l} S \rightarrow A \\ CC3, 4 \rightarrow 1 \rightarrow A31 \text{ (merge) if result } \neq 0 \\ \text{contr. } S/TESTA \end{array} \right.$ $1 \rightarrow CC1$ if exp. underflow $1 \rightarrow CC2$ " " under/overflow	$ENDE = FAMDSF, PH15$ $SXPR = FAFL, PH15, N(RTZ + FEUF, NFZ)$ $RW = FAMDSF, PH15; RWDIS = TRAP, NINTRAPP$ $AXS = (FAFL, PH15)$ $A31X1 = (\quad), N(RTZ + FEUF, NFZ)$ $S/TESTA = FAMDSF, NFASHFX, PH15$ $S/CC1 = (FAFL, PH15, FEUF)$ $S/CC2 = (\quad)$ $+ (FAFL, PH15, FE0F)$	$CS0007$ are on if neg. result, (inhibited by TRAP) (insig. - needed for long FAFLAS) (inhibited if div. by zero) $CC2$ will be on if div. by zero

FDL, FDS

9 of 9

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
	Set DRQ Generate PROTECTDIS	S/DRQ = FAB0/1 . EXU PROTECTDIS = FAB0	Sets DRQ on every clock from PH1 thru PH3. PROTECTDIS while PHA is off (extend sign of displacement)
PH1 T4RL	C12-31 → D12-31, C12 → D0-11 R → LR (R ≠ 0) ⇒ RR → A 0 → A	DXC/4 = FABS . PH1 R → LR occurs unless preset otherwise AXRR = FABS . PH1 . NRZ AX/1 = FABS . PH1 S/LR31/2 = FABS . PH1 S/T6RL = FAB0/1 . PH1	for R1 → LR in PH2
PH2 T6RL	A + D → S → B R1 → LR RR → A	SXADD = FAB0/2 . PH2 BXS = FAB0 . PH2 Preset in PH1 AXRR = FAB0/2 . PH2 S/LR31/2 = FAB0 . PH2 S/T10L/1 = FAB0 . PH2	for R1 → LR in PH3
PH3 T10L	R1 → LR D → S → RW 0 → D CBS ⇒ 0 → CC3 0 → CC4 Branch to Phase 5	Preset in PH2 SXD = FAB0/2 . PH3 RW = FAB0 . PH3 DX/1 = FABS . PH3 R/CC3 = FABS . PH3 . N07 R/CC4 = FAB0/1 . PH3 . N07 BRPH5 = FAB0/1 . PH3 S/TBL = FAB0/1 . PH3	(save displacement)

MBS (61), CBS (60)

1 of 5

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH5 T8L	Shift B right 2 (B30 → B0, B31 → B1) Shift A right 2 via PR (PR30 → A0, PR31 → A1) A → S → E (A0-7 ≠ 0) ∩ NINT ⇒ Set Word Mode (A0-7 = 0) ∪ INT ⇒ Go to PH6A	BXBR2 = FABS/PH5 AXPRR2 = FABS/PH5 SXA = FAB0/2 . PH5 EXS = FAB0/2 . PH5 S/SW1 = FABS . PH5 . NA0007Z . NINT S/PHA = FABS . PH5 . A0007Z + FABS . PH5 . INT S/T8L = FAB0/1 . PH5	These circular shifts save byte addressing bits in positions 0 & 1. SW1 used for Word Mode flip-flop
PH6 T8L	B → S → P, (S0 → P32, S1 → P33) MBS . R ≠ 0 . NBO . NBI . NAO . NAI . E > 3 ⇒ S/WM WM ∪ R ≠ 0 ∪ CBS ⇒ Set Request Reset Word Mode indicator (WM)	SXB = FABS . PH6 PXS/1 = FAB0/2 . PH6 S/SW1 = (FABS . 07) . PH6 . (NBO . NBI . NAO . NAI) . NRZ . NEO5Z MRQ = FABS . PH6 . SW1 + FABS . PH6 . NRZ + FABS . PH6 . N07 R/SW1 = FABS . PH6	Set Word Mode indicator.
PH7 Data Rel.	P → LB, MB → C WM ⇒ C → D NWM ⇒ C → D24-31 (Down. Align.) WM ⇒ P + 1 → P R ≠ 0 . NWM ⇒ P + 1/4 → P Protect Fail ⇒ set PF ↑ (flip-flop SW2)	Request Set in PH6 DXC/G = FABS . PH7 . SW1 DXCBP = FABS . PH7 . NSW1 PCTPI = FABS . PH7 . SW1 PCTPI = FABS . PH7 . NRZ PA33 = FABS . PH7 . NRZ S/SW2 = FAB0/2 . PH7 . PROTECTD S/T4L = FAB0/1 . PH7	Word → D (MBS only) Byte → D (Byte selected by P32,33) Count P for next word. Count P for next byte. Remember Memory Protect failure (Will be used in PH3 to cause branch to exit sequence).

MBS, CBS

2 of 5

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH8 T4L	P → S → B (P32 → S0, P33 → S1)	SXP = FABS. PH8 BXS = FABS. PH8 S/T4L = FAB0/1. PH8	
PH9 T4L	A → S → P S0 → P32, S1 → P33 O → A CBS ⇒ S/NGX for -D → S NPF ⇒ set Request MBS · NWM ⇒ Prepare for Up. Align.	SXA = FAB0/1. PH9 PXS/1 = FAB0/1. PH9 AX/1 = FABS. PH9 (S/NGX) = FABS. PH9. N07 MRQ = FABS. PH9. NSW2 S/NPRX = FABS. 07. NSW1. PH9	Preset for PH10 Preset for PH10
PH10 T6L	P → LB MBS. WM ⇒ D → S → MB CBS ⇒ MB → C, C → D24-31 WMn NPFn NPROTECT FAIL ⇒ E-4 → E P+1 → P MBS. NWM. NPFEN(PROTECT FAIL) ⇒ E-1 → E P+1/4 → P CBS ⇒ -D → S → A Protect Fail ⇒ Set PF MBS ⇒ Branch To Phase 13	SXD = FABS. 07. PH10. SW1 MW = FABS. 07. PH10. SW1 SXUAB = FABS. 07. PH10. NSW1 MWB = FABS. 07. PH10. NSW1 DXCBP = 0UG. 0LO. PH10. NPHA ES4 = FABS/10. SW1 PA33 = FABS/10. NSW1 MCTE1 = FABS/10 PCTPI = FABS/10 FABS/10 = FABS. PH10. NSW2. NPROTECTD. 07 AXS = FABS. PH10. N07 S/SW2 = FAB0. PH10. PROTECTD BRPH13 = FABS. 07. PH10	Write Word Byte selected by P32,33 Write Byte Down Align., byte selected by P32,33 Count E and P for Word Mode or Byte Mode. (MBS only) AX/1 and S/NGX are Preset.
PH11 T6L	A + D → S → A	SXADD = FABS. PH11 AXS = FABS. PH11 S/T6L = FABS. PH11	

MBS, CBS

3 of 5

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH12 T8L	NPF. A0 ⇒ set CC3 NPF. A00. (A ≠ 0) ⇒ set CC4 NPF. (A = 0) ⇒ E-1 → E P+1/4 → P	(S/CC3/1) = FABS. PH12. NSW2. A0 S/CC4 = FABS. PH12. NSW2. NA0. NA0031Z MCTE1 = FABS. PH12. NSW2. A0031Z PCTPI = FABS. PH12. NSW2. A0031Z PA33 = FABS. PH12. NSW2. A0031Z	Count for each byte (CBS only)
PH13 T6L	P → S → A, (P32 → S0, P33 → S1) PFU INTU A ≠ 0 E = 0 ⇒ Go to PH6A N(PFU INTU A ≠ 0 E = 0) ⇒ Go to PH6	SXP = FABS. PH13 AXS = FABS. PH13 BRPH6 = FABS. PH13 S/PHA = FABS. PH13. (SW2 + INT + NA0013Z + E2) S/T6L = FABS. PH13	
PH6A T8L	A → S Sx2 → A0-30, S0 → A31 Bx2 → B0-30, B0 → B31	SXA = FABS. PH6 AXSL1 = FABS. PH6 BXBL1 = FABS. PH6 S/LR31/2 = FABS. PH6 S/CXRR = FABS. PH6 S/TIOL = (S/CXRR)	Preset for PH7A
PH7A TIOL	A → S Sx2 → A0-30, S0 → A31 E → A0-7 RUI → LR RR → C	SXA = FABS. PH7 AXSL1 = FABS. PH7 AXE = FABS. PH7 LR31/2 } Preset in PH6A CXRR } S/LR31/2 = FABS. PH7 S/T6L = FABS. PH7	Preset for PH8A
PH8A T8L	A → S → RW RUI → LR	SXA = FAB0A/2. PH8 RW = FAB0A/2. PH8 LR31/2 set in phase 7A S/T6L = FAB0A/2. PH8	

MBS, CBS

4 of 5

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH9A TBL	B → S Sx2 → A0-30 S0 → A31 NC → D WM ∪ NPF.EZ → 1 → CS31 Set Request (for next instruction)	SxB = FAB0A/2, PH9 AXSLI = FAB0A, PH9 DXNC = FABSA, PH9 CSX1/8 = FABSA, PH9, NSW2, N(N07, CC3 + N07, CC4) MRQ/1 = FAB0A/1, PH9	also causes Q → P
PH10A T6L	A + D + CS → S S → A 0 → D WM n PF → 1's → CS0-29 Set DRQ Set Interruptible	SXADD = FAB0A/2, PH10 AXS = FABSA, PH10 DX/1 = FABSA, PH10 CSX1/1 = FABSA, PH10, SW1, SW2 S/DRQ = FAB0A, PH10 S/IEN = FAB0A, PH10 S/TIOL = FAB0A/2, PH2	
PH11A TIOL Data Rel	R → LR NR31. (R ≠ 0) ⇒ A + CS → S → RW CBS. (CC3 ∪ CC4) ∪ (E = 0) ⇒ ENDE PF ⇒ Set trap PF ⇒ Set TRACC4	always done unless set otherwise SXADD = FABSA, PH11, NR31, NRZ RW = FABSA, PH11, NR31, NRZ ENDE = FABSA, PH11, N07, CC3 + FAB0A/1, PH11, N07, CC4 + FAB0A, PH11, EZ S/TRAP = (S/TRACC4/1) (S/TRACC4/1) = FAB0A, PH11, SW2, NTRAP	

MBS, CBS

5 of 5

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
	Set DRQ for all NPHA Phases Generate PROTECTDIS for all NPHA Phases Preset LR31/2 for PHI	S/DRQ = FAB0/1, EXU PROTECTDIS = FAB0 S/LR31/2 = FATR. (PRE2, NIA)	
PH1 T4RL	C12-31 → D12-31, 0's → D0-11 R01 → LR RR → A	DXC/3 = FATR, PH1 LR31/2 set in PRE2 AXRR = FATR, PH1 T6RL = FAB0/1, PH1	
PH2 T6RL	A → S S → E S → B (R ≠ 0) ⇒ RR → A R → LR 0 → A (R = 0) ⇒ 1's → CS0-7 Set LR31/2 for PH3	SxA = FATR, PH2 EXS = FATR, PH2 BXS = FAB0, PH2 AXRR = FATR, PH2, NRZ normally occurs unless preset otherwise AX/1 = FATR, PH2 CSX1/5 = FATR, PH2, RZ S/LR31/2 = FAB0, PH2 S/TIOL = FAB0, PH2	
PH3 TIOL	R01 → LR A + D + CS → S S → RW B + 4 → B (B30 → B0, B31 → B1) Set FP (First Pass Flip-flop) Reset PF (Protect Fail Flip-flop) TTBS ⇒ 0 → CC4 Branch to PH5	LR31/2 set in PH2 SXADD = FATR, PH3 RW = FATR, PH3 BXBR2 = FATR, PH3 S/SW1 = FATR, PH3 R/SW2 occurred at ENDE (via CLEAR) R/CC4 = FAB0/1, PH3, N07 BRPH5 = FAB0/1, PH3 S/TBL = FAB0/1, PH3	Using SW1 for FP Using SW2 for PF

TBS (41), TTBS (40)

1 of 5

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH5 TBL	FP → B → S S → P, (S0 → P32, S1 → P33) Reset FP PF ∪ Protect Fail ∪ (E=0) ∪ INT ∪ CC4 → Branch to PH9A N[PF ∪ Protect Fail ∪ (E=0) ∪ INT ∪ CC4] → Set Request P → LB Not FP → D24-31 → K → S0-7, etc. → S → MB Protect Fail → Set PF NFP ∩ N(PF ∪ PROTECT FAIL ∪ CC4) → P + ¼ → P Set LR31/2 for PH6	SXB = FATR5.SW1 PXS/1 = FATR5.SW1 R/SW1 = FATR.PH5 S/PHA = FATR5.(SW2+PROTECTD+CC4+EZ+INT) BRPH9 = FATR5.(SW2+PROTECTD+CC4+EZ+INT) MRQ = FATR5.N(SW2+PROTECTD+CC4+EZ+INT) Normally occurs unless set otherwise SXUAB = FATR.NSW1.PH5 MWB = FATR.NSW1.PH5 S/SW2 = FATR.PH5.PROTECTD PCTP1 = FATR5.NSW1.N(SW2+PROTECTD+CC4) PA33 = FATR5.NSW1.N(SW2+PROTECTD+CC4) S/LR31/2 = FAB0.NFABS.PH5 S/TBL = FAB0/1.PH5	Upward Alignment. Byte selected by P32-33
PH6 TBL	P → LB MB → C C → D24-31 (Down Align) P → S S → B, (P32 → S0, P33 → S1) RUI → LR RR → A Protect Fail → Set PF	Normally occurs unless set otherwise Request made in PH5 DXCBP = FATR.PH6 SXP = FAB0/1.PH6 BXS = FATR.PH6 Normally occurs unless set otherwise AXRR = FATR.PH6 S/SW2 = FATR.PH6.PROTECTD	Byte selected by P32-33
PH7 TGL	A + D → S S → A 0's → D	SXADD = FATR.PH7 AXS = FATR.PH7 DX/1 = FATR.PH7 T4L = FAB0/1.PH7	

TBS, TTBS

2 of 5

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH8 T4L	A → PR, PR ÷ 4 → A, (PR30 → A0, PR31 → A1)	AXPRR2 = FATR.PH8 S/T4L = FAB0/1.PH8	
PH9 T4L	A → S S → P, (S0 → P32, S1 → P33) Set Request E-1 → E	SXA = FAB0/1.PH9 PXS/1 = FAB0/1.PH9 MRQ = FATR.PH9 MCTE1 = FATR.PH9	
PH10 T6L	P → LB, MB → C C → D24-31 (Down Align) B → S S → P, (S0 → P32, S1 → P33) 0 → A PROTECT FAIL → Set PF TBS ∩ N(PF ∪ Protect Fail) → Request 1's → CS, set NPRX TBS → Branch to Phase 5	Request made in PH9 DXCBP = FATR.PH10 SXB = FATR.PH10 PXS/1 = FATR.PH10 AX/1 = FATR.PH10 S/SW2 = FAB0.PH10.PROTECTD MRQ = FATR.07.PH10.NPROTECTD.NSW2 S/NPRX = FATR.PH10 BRPH5 = FATR.07.PH10 S/TBL = FATR.07.PH10 S/LR31/2 = (0U4, 0L0, NPHA).PH10 S/CXS = (0U4, 0L0, NPHA).PH10 S/TIOL = (0U4, 0L0, NPHA).PH10	Byte selected by P32-33 for up align in PH5 or 11 For TTBS only. Preset for PH11
PH11 TIOL	D24-31 → K → S0-7 S → C → D RR → A RUI → LR 1's → CS, set NPRX	SXUAB = FATR.PH11 DXC/6 = FATR.PH11 AXRR = FATR.PH11 LR31/2 set in PH10 S/NPRX = FATR.PH11 T4RL = FATR.PH11	CXS set in PH10 Set for "AND" operation in Phase 12.

TBS, TTBS

3 of 5

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH12 T4RL	AND → S S → A	NPRX set in PH11 AXS = FATR. PH12 S/T8L = FATR. PH12	
PH13 TBL	NPF n (A0-7 ≠ 0) ⇒ Set CC4 R → LR NPF n NR31 n (R ≠ 0) n (A0-7 ≠ 0) ⇒ A → S ⇒ S → RW Branch to Phase 5	S/CC4 = (FATR. NSW2. NA0007Z). PH13 normally occurs unless set otherwise SXA = (FATR. NSW2. NA0007Z). NRZ. NR31. PH13 RWBO = (FATR. NSW2. NA0007Z). NRZ. NR31. PH13 BRPH5 = FATR. PH13 (S/T8L/1) = FAB0/1. PH13	Write byte 0 only
PH9A TBL	P → S Sx2 → A0-30, S0 → A31 Set Request, Q → P PF, CC4 ⇒ E+1 → E	SXP = FATRA. PH9 AXSL1 = FAB0A. PH9 MRQ/1 = FAB0A. PH9 PCTE1 = FATRA. PH9. SW2 + FATRA. PH9. CC4	
PH10A T6L	A → S Sx2 → A0-30, S0 → A31 E → A0-7 Set Interruptible Set DRQ Set LR31/2 for PH1A	SXA = FATRA. PH10 AXSL1 = FATRA. PH10 AXE = FATRA. PH10 S/IEN = FATRA. PH10 S/DRQ = FATRA. PH10 S/LR31/2 = FATRA. PH10 S/TBL = FATRA. PH10	

TBS, TTBS

4 of 5

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH11A TBL Data Rel	RUI → LR A → S S → RW TTBS n E=0 ⇒ 0 → CC4 PF ⇒ Set TRAP ⇒ Set TRACC4 TTBS n CC4 u E=0 ⇒ ENDE	LR31/2 set in PH10A SXA = FATRA. PH11 RW = FATRA. PH11 R/CC4 = FATRA. N07. PH11. E2 (S/TRAP/1) = (S/TRACC4/1) (S/TRACC4/1) = FAB0A. PH11. SW2. NTRAP ENDE = FAB0A. PH11. E2 = FAB0A/1. PH11. CC4. N07	

TBS, TTBS

5 of 5

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH1 T4RL	C12-31 → D12-31 0's → D0-11 R → LR (RR) → A Disable Memory protection until PHA is set.	} DXC/3 = FUEBS, PH1 AXRR = FUEBS, PH1 S/LR31/2 = FAB0/2 S/CXS = FAB0/2 S/TIOL = FAB0/2 PROTECTDIS = FAB0	Displacement → D } Preset for PH2
PH2 TIOL	CC1-4 → DU0-3 04-7 → DU4-7 1 → DUB 1 → DU9 A+D → S S → B S → C (RR) → A Rul → LR	DUXCC = FUEBS, PH2 DUX0 = FUEBS, PH2 DUCLOCK = FUEBS, PH2 DUSTART = FUEBS, PH2 SXADD = FAB0/2, PH2 BXS = FAB0, PH2 CX3 preset in PH1 AXRR = FAB0/2, PH2 LR31/2 preset in PH1 S/LR31/2 = FAB0, PH2 S/TIOL = FAB0, PH2	} Preset for PH3
PH3 TIOL	D → S S → RW Rul → LR Co → → D24-31 0 → D (insig)	SXD = FAB0/2, PH3 RW = FAB0, PH3 LR31/2 preset in PH2 DXCR24 = FUEBS, PH3 S/TIOL = FUEBS, PH3 DX/1 = FABS, PH3	save displacement

EBS (43)

1 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH4 TIOL	D → S S24-31 → DU0-7 1 → DUB Reset PF (Protect Fail ff) Shift B right 2 (circular) S/CXRR S/TIOL 0 → D (so PR = A next phase)	SXD = FUEBS, PH4 DUXS = FUEBS, PH4 DUCLOCK = FUEBS, PH4 Done by CLEAR at previous ENDE BXBR2 = FUEBS, PH4 (S/CXRR) = FUEBS, PH4 S/TIOL = (S/CXRR) S/LR31/2 = FUEBS, PH4 DX/1 = FUEBS, PH4	Using SW2 for PF } Preset for PH5
PH5 TIOL	(entered from PH4, PH14, or PH15) (A0 → 0), PF, INT, DUT → T0, PH8A (A0 → 0), PF, INT, DUT → Shift A right 2 (circular) A → S S → E (RR) → C Rul → LR	S/PHA = FUEBS, PH5, (SW2+SW3+A0007Z+INT) BRPH8 = " " " AXPRR2 = FUEBS, PH5, N(") SKA = FAB0/2, PH5 EXS = FAB0/2, PH5 CXRR } preset in PH4, 14, or 15 LR31/2 } S/LR31/2 = FAB0, NFABS, PH5 S/TIOL = FUEBS, PH5	Shift via PR Displacement → C For Rul → LR in PH8A
PH6 TIOL	A → S S → P, S0 → P32, S1 → P33 Set Request Set DRQ	SXA = FUEBS, PH6 PXS/1 = FUEBS, PH6 MRQ = FUEBS, PH6 S/DRQ = FUEBS, PH6	
PH7 T6L Data Release	MB → C → D24-31 (Down Align) B → S S → P, S0 → P32, S1 → P33 PROTECTD → Set PF Set Request	DXCPB = FUEBS, PH7 SXB = FUEBS, PH7 PXS/1 = FUEBS, PH7 S/SW2 = FAB0/2, PH7, PROTECTD MRQ = FUEBS, PH7 S/TIOL = FUEBS, PH7	Byte selected by P32,33 Using SW2 for PF ff

EBS

2 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH8 TIOL Data Release	<p>NDRQ \Rightarrow D \rightarrow S $\quad\quad\quad$ S \rightarrow DU0-7</p> <p>1 \rightarrow DUB</p> <p>NDRQ \Rightarrow Repeat Phase 8 1's \rightarrow CS, Set NPRX DU10 \Rightarrow Set DRQ DRQ \Rightarrow A \rightarrow S $\quad\quad\quad$ \Rightarrow S \rightarrow P, S0 \rightarrow P32, S1 \rightarrow P33 $\quad\quad\quad$ \Rightarrow 0's \rightarrow A $\quad\quad\quad$ \Rightarrow MB \rightarrow C \rightarrow D24-31 DRQ, DU12 \Rightarrow Set DBR DRQ, DU12, PROTECTD \Rightarrow Set PF</p>	<p>SKD = FUEBS8.NDRQ DUXS = FUEBS8.NDRQ DUCLOCK = FUEBS8.PH8 BRPH8 = FUEBS8.NDRQ S/NPRX = FUEBS8.PH8 S/DRQ = FUEBS8.PH8, DUEND SXA = FUEBS8.DRQ PXS/1 = FUEBS8.DRQ AX/1 = FUEBS8.DRQ DXCBP = FUEBS8.DRQ \rightarrow S/SW4 = FUEBS8.DRQ, DU12 \rightarrow S/SW2 = FUEBS8.DRQ, DU12, PROTECTD \rightarrow S/TIOL = FUEBS8.PH8 \rightarrow R/SW4 = FUEBS8</p>	<p>Byte of source pattern \rightarrow DU</p> <p>DU10 is End Field</p> <p>Down Align (byte selected by P32, P33) SW4 used for Decimal Byte Request (DBR) ff.</p>
PH9 TIOL	<p>Upward Align D24-31 \rightarrow S0-7, 8-15, etc. NDRQ \Rightarrow S \rightarrow DU0-7 1 \rightarrow DUB</p> <p>NDRQ \Rightarrow Repeat PH9 1's \rightarrow CS, Set NPRX DU10 \Rightarrow Set DRQ DRQ \Rightarrow DU0-7 \rightarrow D24-31 DRQ, DBR, DU12 \Rightarrow Set DUT DRQ, NDU12 \Rightarrow Set Request $\quad\quad\quad$ \Rightarrow Set DRQ</p>	<p>SXUAB = FUEBS9.PH9 DUXS = FUEBS9.NDRQ DUCLOCK = FUEBS9.PH9 BRPH9 = FUEBS9.NDRQ S/NPRX = FUEBS9.PH9 S/DRQ = FUEBS9.DUEND DXDU = FUEBS9.DRQ S/SW3 = FUEBS9.DRQ, DU12, SW4 MRQ = FUEBS9.DRQ, NDU12 S/DRQ = FUEBS9.DRQ, NDU12</p>	<p>Byte of Decimal No. \rightarrow DU</p> <p>Edited byte \rightarrow D SW3 used for Decimal unit Trap (DUT) flipflop</p>
PH10 T6L Data Release	<p>Upward Align D24-31 \rightarrow S0-7, 8-15, etc. S \rightarrow MB (byte) N(DUT, PF, PROTECTD) \Rightarrow P + $\frac{1}{4}$ \rightarrow P $\quad\quad\quad$ \Rightarrow E - 1 \rightarrow E PROTECTD \Rightarrow Set PF</p>	<p>SXUAB = FUEBS.PH10 MWB = FUEBS.PH10 PCTPI = FUEBS.PH10.(SW2 + SW3 + PROTECTD) PA33 = " " " MCTE1 = " " " Set SW2 = FAB0, PH10, PROTECTD</p>	<p>Write Byte selected by P32,33</p>

EBS

3 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH11 T6L	<p>P \rightarrow S, P32 \rightarrow S0, P33 \rightarrow S1 S x 2 \rightarrow A0-30, S0 \rightarrow A31</p>	<p>SXP = FUEBS.PH11 AXSLI = FUEBS.PH11</p>	
PH12 T6L	<p>B \rightarrow S S \rightarrow P, S0 \rightarrow P32, S1 \rightarrow P33</p>	<p>SXB = FUEBS.PH12 PXS/1 = FUEBS.PH12</p>	
PH13 T6L	<p>P + $\frac{1}{4}$ \rightarrow P</p> <p>A \rightarrow S S x 2 \rightarrow A8-30, S0 \rightarrow A31 E \rightarrow A0-7</p>	<p>PCTPI = FUEBS.PH13 PA33 = " " SKA = " " AXSLI/1 = " " AXE = " " S/TIOL = " "</p>	
PH14 TIOL	<p>1 \rightarrow DUB 0 \rightarrow D</p> <p>N(PF \cup DUT), DU0 \Rightarrow Set CC1 N(PF \cup DUT), DU1 \Rightarrow Set CC2 N(PF \cup DUT), DU2 \Rightarrow Set CC3 N(PF \cup DUT), DU3 \Rightarrow Set CC4</p> <p>P \rightarrow S, P32 \rightarrow S0, P33 \rightarrow S1 N(PF \cup DUT), NDU1, (CC2 \cup DBR) \Rightarrow $\quad\quad\quad$ S \rightarrow B N(PF \cup DUT), DU4 \Rightarrow 1's \rightarrow CS (PF \cup NDU5) \Rightarrow $\begin{cases} \text{Go PH5} \\ \text{S/CXRR} \end{cases}$ N(PF \cup NDU5) \Rightarrow 0 \rightarrow R addr. lines $\quad\quad\quad$ merge 1 with R addr.</p> <p>S/TIOL</p>	<p>DUCLOCK = FUEBS.PH14.NPH3 DX/1 = FUEBS.PH14 S/CC1 = (FUEBS14.N(SW2 + SW3)), DU0 S/CC2 = (" "), DU1 S/CC3 = (" "), DU2 S/CC4 = (" "), DU3 (R/CC) = FUEBS14.N(SW2 + SW3) SXP = FUEBS.PH14 BXS = FUEBS14.N(SW2 + SW3), NDU1, CC2 $\quad\quad\quad$ + FUEBS14.N(SW2 + SW3), NDU1, SW4 CSXI = FUEBS14.N(SW2 + SW3), DU4 BRPH5 = FUEBS14.(NDU5 + SW2) S/CXRR = FUEBS.BRPH5 R/LRXR = FUEBS14.NBR S/LR31/2 = FUEBS14 S/TIOL = (S/CXRR) + FUEBS14.NBR</p>	<p>Sets register address to 1 for use in PH15 (red. to FUEBS14)</p>

EBS

4 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH15 TIOL	$I \rightarrow LR$ $A + CS \rightarrow S$ $S \rightarrow RW$ (bytes 1-3) Go to Phase 5	Preset in PH14 $SXADD = FUEBS . PH5$ $RWB1 = " "$ $RWB2 = " "$ $RWB3 = " "$ $BRPH5 = " "$ $S/LR31/2 = " "$ $(S/CXRR) = FUEBS . BRPH5$ $S/TIOL = (S/CXRR)$	} Preset for Phase 5
PH8A TIOL	(entered from Phase 5) $R \rightarrow LR$ $A \rightarrow S$ $S \rightarrow RW$ $NC \rightarrow D$ Shift B left 1 (circular)	$LR31/2$ set in Phase 5 $SXA = FAB0A/2 . PH8$ $RW = FAB0A/2 . PH8$ $DXNC = FUEBSA . PH8$ $BXB1 = FUEBSA . PH8$ $S/TBL = FAB0A/2 . PH8$	(prepare to subtract displacement in PH10A)
PH9A TBL	$B \rightarrow S$ $S \times 2 \rightarrow A0-30, S0 \rightarrow A31$ $I \rightarrow CS31$	$SXB = FAB0A/2 . PH9$ $AXSL1 = FAB0A . PH9$ $CSX1/B = FUEBSA . PH9$ $S/CXS = " "$ $S/TIOL = " "$	for $S \rightarrow C$ in PH10A

EBS

5 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH10A TIOL	$A + D + CS \rightarrow S$ $S \rightarrow C$ $C \rightarrow D$ $O \rightarrow A$ Set A9 $E=0 \rightarrow$ Set Memory Request $Q \rightarrow P$ Set Interruptible Set DRQ	$SXADD = FUEBSA . PH10$ CXS preset in PH9A $DXC/6 = FUEBSA . PH10$ $AX/1 = " "$ $A9X1 = " "$ $MRQ = FUEBSA . PH10, EZ$ $PXQ = FUEBSA . PH10, PXQ$ $S/IEN = FAB0A . PH10$ $S/DRQ = FAB0A . PH10$ $S/TIOL = FAB0A/2 . PH10$	
PH11A TIOL	$A + D \rightarrow S$ $S \rightarrow RW$ (bytes 1, 2 & 3) $R \rightarrow LR$ $E=0 \rightarrow ENDE$ $PF \cup DUT \rightarrow$ Set TRAP $DUT \rightarrow$ Set TR29 \rightarrow Set TR31 $PF \rightarrow$ Set TRACC4	$SXADD = FUEBSA . PH11$ $RWB1 = FUEBSA . PH11, NPRELN(CROF, ATE)$ $RWB2 = " " " "$ $RWB3 = " " " "$ Normally occurs unless set otherwise $ENDE = FAB0A . PH11, EZ$ $(S/TRAP/1) = (S/TR29/1) . NPH8$ $+ (S/TRACC4/1)$ $(S/TR29/1) = FUEBSA . PH11 . SW3$ $S/TR31 = (S/TR29/1) . N(S/TRACC4/1)$ $(S/TRACC4/1) = FAB0A . PH11 . SW2 . NTRAP$	SW3 used for Decimal Unit Trap ff and SW2 used for Protect Fail ff.
Data Release			

EBS

6 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
	Set DRQ each execution phase CVA \Rightarrow Set LR31/2 in preparation	FACV = 0U2. (04, N05, 06) (S/DRQ) = FACV. EXU (S/LR31/2) = FACV. 02. (PRE2, NIA)	Opcode decoding signals
PH1 T4RL	RR \rightarrow A CVS \Rightarrow 1 \rightarrow E7 Set Request Go to Phase 3 CVA \Rightarrow Rul \rightarrow LR (note: B reg. was cleared in PRE1)	NAXRR = FACV. PH1 E7X1 = FUCVS. PH1 MRQ = FUCVS. PH1 BRPH3 = FUCVS. PH1 Preset in (PRE2, NIA) phase	Number to be converted \rightarrow A E counts repetitions of PH3 R \rightarrow LR if CVS
PH2 T6L	A \rightarrow S \rightarrow B O's \rightarrow A Reset CCI set CX/1	(Only CVA goes thru this phase) BX5 = FACV. PH2 SXA = FACV. PH2 AX/1 = FACV. PH2 (R/CCI) = FACV. PH2 (S/CX/1) = FACV. PH2	
PH3 T10L	(CVS. E < 32) \cup (CVA. B0-E < 32) \Rightarrow Set Request CVA \Rightarrow C \rightarrow D CVS \Rightarrow NC \rightarrow D 1 \rightarrow CS31 A + D + CS \rightarrow S (CVA. B30) \cup (CVS. K00) \Rightarrow S \rightarrow A CVS. K00 \Rightarrow 1 \rightarrow B31 CVA. B30. K00 \Rightarrow Set CCI E + 1 \rightarrow E Shift B left one (cyclic) (CVS + SW1). (E \neq 33) \Rightarrow P + 1 \rightarrow P PH3 continued on next page	MRQ = FUCVS. PH3. NE2 + FACV. PH3. NE2. B0 DXC/6 = FACV. PH3. 07 DXNC = FUCVS. PH3 CX1/B = FUCVS. PH3 SXADD = FACV. PH3 AXS = FACV. PH3. 07. B30 + FUCVS. PH3. K00 B31X1 = FUCVS. PH3. K00 S/CCI = FACV. PH3. 07. B30. K00 PCTE1 = FACV. PH3 BXBL1 = FACV. PH3 PCTP1 = FACV. PH3. SW1. N(E2, E7) + FUCVS. PH3. N(E2, E7)	MB \rightarrow C, P \rightarrow LB, 0's \rightarrow C for 1st Phase 3 of CVA. Add or Subtract. result to A. CCI was cleared in PH2. Count iterations.

CVA (29), CVS (28)

1 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH3 (cont.) Data Release	Set SW1 E \neq 33 \Rightarrow Repeat PH3 E = 33 \Rightarrow Go to PH4 Set Request, Q \rightarrow P	S/SW1 = FACV. PH3 BRPH3 = FACV. PH3. N(E2, E7) MRQ/1 = FACV. PH3. (E2, E7) S/T10L = FACV. PH3	
PH4 T10L	A \rightarrow S \rightarrow RW CVS \Rightarrow Set LR31/2 for Rul \rightarrow LR in PH5	SXA = FACV. PH4 RW = FACV. PH4 (S/T6L) = FACV. PH4 (S/LR31/2) = FUCVS. PH4	R \rightarrow LR. If CVS: Remainder \rightarrow R If CVA: Converted Number \rightarrow R
PH5 T8L Data Release	CVS \Rightarrow B \rightarrow S S \rightarrow RW S \rightarrow A Set TESTA ENDE	SXB = FUCVS. PH5 RW = FUCVS. PH5 AXS = FUCVS. PH5 S/TESTA = FACV. PH5 ENDE = FACV. PH5	

CVA, CVS

2 of 2

PHASE		FAST (FAST includes Stack Instructions)	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH1			CC → E LM → Go to PH3A Set PHA Set Request	EXCC = FAST.PH1. (04.N05.06) BRPH3 = FAST.PH1. 0LA. 02 S/PHA = FAST.PH1. 02 MRQ = FAST.PH1. 02.N07	Word Count → E4 thru E7 Access 1st Word
T6L			STM → Go to PH1A Set PHA Set Interruptible set DRQ	BRPH1 = FAST.PH1. 0LB. 02 S/PHA = FAST.PH1. 02 S/IEN = FAST.PH1. (04.N05.06) S/DRQ = FAST.EXU + FASTA.EXU	DRQ is set for all Phases of execution
PH1A			C → D Reset Interruptible Set Request RR → A R+1 → R SXADD	DXC/6 = FASTA.PH1 R/IEN = FASTA.PH1 MRQ = FASTA.PH1 AXRR = FASTA.PH1. (04.N05.07) PCTR = FASTA.PH1. 07 SXADD = FASTA.PH1 S/TBL = FASTA.PH1	not significant not significant
T6L					
PH2A			A → S → MB R+1 → R E-1 → E E ≠ 1 → Set Request → P+1 → P → RR → A → Repeat PH2A E = 1 → Go Phase 13A → Set Request	MW = FASTA.PH2 SXA = FASTA.PH2 PCTR = FASTA.PH2 MCTE1 = FASTA.PH2 MRQ = FASTA.PH2.N(E=1) PCTP1 = FASTA.PH2.N(E=1) AXRR = FASTA.PH2.N(E=1).N0L9 BRPH2 = FASTA.PH2.N(E=1).N0L9 BRPH3 = FASTA.PH2.(E=1).02 MRQ/1 = FASTA.PH2.(E=1).02 S/TBL = FASTA.PH2	P → LB, Write Word (E=1) = NE4.NE5.NE6.E7 E0 thru E3 are ignored. Q → P,
T6L					
Data Rel					

LM (2A), STM (2B)

1 of 2

PHASE		FAST	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH3A			MB → C → D D → S → A (E ≠ 1) → P+1 → P → Set Request Reset Interruptible Go to Phase 5A	DXC/6 = FASTA.PH3 SXD = FASTA.PH3 AXS = FASTA.PH3 PCTP1 = FASTA.PH3.N(E=1).0LA MRQ = FASTA.PH3.N(E=1).0LA R/IEN = FASTA.PH3 BRPH5 = FASTA.PH3.0LA	1st Word → D } not significant (E=1) = NE4.NE5.NE6.E7 E0 thru E3 are ignored.
T6L					
Data Rel					
PH5A			C → D D → S → RW R+1 → R E-1 → E E ≠ 1 → Repeat PH5A E ≠ 1 or 2 → Set Request → P+1 → P E = 1 → Set Request Go to PH13A	DXC/6 = FASTA.PH5 SXD = FASTA.PH5 RW = FASTA.PH5 PCTR = FASTA.PH5 MCTE1 = FASTA.PH5 BRPH5 = FASTA.PH5.0LA.N(E=1) MRQ = FASTA.PH5.N(E=1OR2).0LA PCTP1 = FASTA.PH5.N(E=1OR2).0LA MRQ/1 = FASTA.PH5.(E=1).N07.02 BRPH13 = FASTA.PH5.0LA.02.(E=1)	Word → D Word → Register Q → P
T6L					
Data Rel					
PH13A			END	ENDE = FASTA.PH13	P+1 → P etc.
T6L					
Data Rel					

LM, STM

2 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
		S/DRQ = FAST. EXU + FASTA. EXU	Set DRQ for all phases
PH1 T4RL	CC → E Set Interruptible CC → D28-D31 CC=0 → 1 → D27 RR16-31 → A16-31 1 → A31 S/NGX	EXCC = FAST. PH1. (04. N05. 06) S/IEN = FAST. PH1. (04. N05. 06) DXCC = FAST. PH1. (04. N05. 06) D27X1 = FAST. PH1. CCZ. N02. 04. N05. 06 AXRR/2 = FAST. PH1. 0L3 A31X/1 = FAST. PH1. N06 (S/NGX) = FAST. PH1. N02	Set number of words into least sig end of A, or D Prepare for negation
PH2 T6L	-A or -D → B16-31 1/3 → CS and prepare for upward alignment	G1619/1 = FAST. PH2 BXS = FAST. PH2 S/NPRX = FAST. PH2	Hold word count in B (G1619/1 causes 0's → B0-15 while presetting of NGX in Ph1 causes the count to be negated)
PH3 T6L	Upward Align Halfword S → A0-A15 Clear D	SXUAH = FAST. PH3 AXS/2 = FAST. PH3 DX/1 = FAST. PH3	This results in A16-31 or D16-31 → A0-15 0's → A16-31
PH4 T6L	Bu A → S → A Set NGX Set Request Set LB31/1	SXB = FAST. PH4 SKA = FAST. PH4 AXS = FAST. PH4 (S/NGX) = FAST. PH4 MRQ = FAST. PH4 (S/LB31/1) = FAST. PH4	Combine Positive & Neg. halves of Modifier → A (Pos. in A0-15, Neg. in A16-31) Prepare to negate modifier for "pushes". Access the space/Word Count from memory

PLW (08), PSW (09), PLM (0A), PSM (0B), MSP (13)

(STACK INSTRUCTIONS)

1 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH5 T6L	MB → C → D Pul → LB -A → S → A for Pushes	DXC/6 = FAST. PH5 AXS = FAST. PH5. 07 G1619 = FAST. PH5 (S/TIOL/1) = FAST. PH5	(EAU) → D Negate Hold K15 = 1
PH6 TIOL	A+D+CS → S → B Prevent carry from words to space field D16.S16 → Set SW2 D0.S0 → Set SW1 D16.S16 ∪ D0.S0 → Set TRAP, TR30 D16.S16 ∪ D0.S0 → Set PHA Go to PH14A Set CXS for PH7 S/TBL	SXADD = FAST. PH6 K15 = I. FAST. PH6 BXS = FAST. PH6 S/SW2 = FAST. PH6. D16. NS16 S/SW1 = FAST. PH6. D0. NS0 (S/TR30/1) = FAST. PH6 S/PHA = FAST. PH6. D16. NS16 BRPH14 = FAST. PH6. D16. NS16 S/PHA = FAST. PH6. D0. NS0 BRPH14 = FAST. PH6. D0. NS0 S/CXS = (S/CXS/1) = FAST. PH6 S/TBL = (S/CXS/1) = FAST. PH6	Modify Space/Word Cnt. and store in B. Word Over/Underflow Space Over/Underflow Push/Pull Overflow & Trap To Phase 14A to abort instruction if trap mask bit is on.
PH7 T8L	A → S → C → D16-D31 0's → A Set Request	SXA = FAST. PH7 DXC/2 = FAST. PH7 AX/1 = FAST. PH7 MRQ = FAST. PH7	Increment (or Decrement) into D16-31; sign in D16. Request for TSA

PLW, etc.

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH8 T6L Data Rel	MB → C → D D → S → A Set CXS	DXC/6 = FAST . PH8 SxD = FAST . PH8 AXS = FAST . PH8 . (0LA + 0L3) S/CXS = FAST . PH8 . N0L3	TSA → D Increment/Decrement → A Preset for PH9
PH9 T6L Data Rel	P → S → C Set PHA Go To PH1A I → CS31 A16 → CS0-15 set Request	SxP = FAST . PH9 S/PHA = FAST . PH9 BRPH1 = FAST . PH9 . N0L3 CSX1/8 = FAST . PH9 . N0L8 . N0L3 CSX1/3 = FAST . PH9 . A16 MRQ = FAST . PH9 . 0L3	Hold EA in C (MSP goes to PH10A) for sign extension (Note A is clear except for PLM)
PH1A T6L	C → D Reset Interruptible A + D + CS → S → P Set Request RR → A R + 1 → R Go to Phase 3A	DXC/6 = FASTA . PH1 R/IEN = FASTA . PH1 PXS = FASTA . PH1 . N02 MRQ = FASTA . PH1 . AXRR = FASTA . PH1 . (04 . N05 . 07) PCTR = FASTA . PH1 . 07 BRPH3 = FASTA . PH1 . (04 . N05 . N07) SXADD = FASTA . PH1 S/TBL = FASTA . PH1	(EA) → D Modified TSA → P

PLW, PSW, PLM, PSM, MSP

3 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH2A T6L Data Rel	A → S → MB R + 1 → R E - 1 → E E × 1 → Set Request P + 1 → P RR → A Repeat Phase 2A PSW u [PSM . E = 1] → Go to PH8A ⇒ OS → A ⇒ S/CXS	MW = FASTA . PH2 SxA = FASTA . PH2 PCTR = FASTA . PH2 MCTE = FASTA . PH2 MRQ = FASTA . PH2 . N(E=1) . 0LB PCTPI = FASTA . PH2 . N(E=1) . 0LB AXRR = FASTA . PH2 . N(E=1) . N0L9 BRPH2 = FASTA . PH2 . N(E=1) . N0L9 BRPH8 = FASTA . PH2 . (E=1) . N02 + FASTA . PH2 . 0L9 . N02 AX/1 = FASTA . PH2 . (E=1) . N02 + FASTA . PH2 . 0L9 S/CXS = FASTA . PH2 . (E=1) . N02 + FASTA . PH2 . 0L9 S/TBL = FASTA . PH2	P → LB Write Word
PH3A T6L Data Rel	MB → C → D D → S → A Go to PH5A if PLM P + 1 → P set Request Reset Interruptible set CXS set TBL	DXC/6 = FASTA . PH3 SxD = FASTA . PH3 AXS = FASTA . PH3 BRPH5 = FASTA . PH3 . 0LA PCTPI = FASTA . PH3 . N(E=1) . 0LA MRQ = FASTA . PH3 . N(E=1) . 0LA R/IEN = FASTA . PH3 S/CXS = FASTA . PH3 . 0L8 S/TBL = FASTA . PH3 .	P → LB Read 1st Word EA → A Prepare to Read 2nd Word
PH4A T6L	P → S → C	SxP = FASTA . PH4 S/TBL = FASTA . PH4	TSA → C

PLW, etc.

4 of 6

PHASE		FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH5A	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	C → D D → S → RW	DXC/6 = FASTA . PH5 SXD = FASTA . PH5 RW = FASTA . PH5 PCTR = FASTA . PH5 MCTE1 = FASTA . PH5 BRPH5 = FASTA . PH5 . 0LA . N(E=1) MRQ = FASTA . PH5 . N(E=1 OR 2) . 0LA PCTPI = FASTA . PH5 . N(E=1 OR 2) . 0LA	Word → D (PLM) TSA → D (PLW) Write Word in Register
TBL		R+1 → R E-1 → E E≠1 ⇒ Repeat PH5A E≠1 or 2 ⇒ Set Request ⇒ P+1 → P		
Data Rel				
PH6A		A → S → P	PXS = FASTA . PH6 SXA = FASTA . PH6 CSX1 = FASTA . PH6 AX/1 = FASTA . PH6 DXCC = FASTA . PH6 . 0LA . N02 MRQ = FASTA . PH6 . 0LA D27X1 = FASTA . PH6 . 0LA . CCZ S/NGX = FASTA . PH6 . 0LA . N02 S/CXS = FASTA . PH6 . 0LB S/TBL = FASTA . PH6	EA → P
T6L		1's → CS 0's → A CC → D28-31 Set Request CC=0 ⇒ 1 → D27 Set NGX Set CXS for S→C in PH7A set TBL		
PH7A		D-1 → S → C → D -D → S → A MB → C → D Set Request Go to Phase 10A	SXADD = FASTA . PH7 AXS = FASTA . PH7 . 0LA DXC/6 = FASTA . PH7 MRQ = FASTA . PH7 BRPH10 = FASTA . PH7	New TSA → D P → LB
TBL				
Data Rel				
PH8A		P → S → C	SXP = FASTA . PH8 CXS was preset in phase 2A	Final TSA → C
TBL				

PLW, etc.

5 of 6

PHASE		FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH9A	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	D → S → P	PXS = FASTA . PH9 SXD = FASTA . PH9 DXC/6 = FASTA . PH9 MRQ = FASTA . PH9	EA → P
T6L		C → D Set Request		TSA → D
PH10A		D+A → S → MB	MW = FASTA . PH10 SXADD = FASTA . PH10 MRQ = FASTA . PH10 R/1EN = FASTA . PH10 (S/LB31/1) = FASTA . PH10	P → LB, Write New TSA
T6L		set Request Reset Interruptible (for Pul → LB in PH10A)		
PH11A		B → S → MB Pul → LB S → A Set Request for next Instr.	MW = FASTA . PH11 SXB = FASTA . PH11 AXS = FASTA . PH11 MRQ/1 = FASTA . PH11	Count → EAul Pul → LB, Write Count → A for testing Request and Q → P
Data Rel				
PH12A		SW1 → CC1 (A1-15=0) ⇒ Set CC2 SW2 → CC3 (A17-31=0) ⇒ Set CC4 END	S/CC1 = FASTA . PH12 . SW1 S/CC2 = FASTA . PH12 . A0115Z S/CC3 = FASTA . PH12 . SW2 S/CC4 = FASTA . PH12 . A1731Z (R/CC) = FASTA . PH12 ENDE = FASTA . PH12	
T6L				
Data Rel				
PH14A		D → S → A	SXD = FASTA . PH14 AXS = FASTA . PH14 MRQ/1 = FASTA . PH14 BRPH12 = FASTA . PH14	Request and Q → P
TBL		Set Request Go to Phase 12A		

PLW, etc.

6 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE2	Set SW4 D12 → SW1 D13 → SW2 D14 → SW3	S/SW4 = FUMMC. PRE2 S/SW1 = FUMMC. NSW4. PRE2. D12 S/SW2 = FUMMC. NSW4. PRE2. D13 S/SW3 = FUMMC. NSW4. PRE2. D14	1st pass indicator Function code bits into SW1, 2, 3 on first PRE2. (2nd PRE2 occurs if indirect address)
PH1 T4RL	RR → A (R → LR) PRESET 1 → LR31 for PH2 0 → P32, P33	AXRR = FUMMC. PH1 S/LR31/2 = FUMMC. PH1 PX/1 = FUMMC. PH1 S/T4RL = FUMMC. PH1	
PH2 T4RL	A → S → P RR → A (R → LR) Set Request Set Address Release	SXA = FUMMC. PH2 PXS = FUMMC. PH2 AXRR = FUMMC. PH2 MRQ = FUMMC. PH2 S/ARQ = FUMMC. PH2 S/T4RL = FUMMC. PH2	Image address → P
PH3 T4RL Addr. Rel.	A → S → E0-E7, P15-P31 RR → A (R → LR) Disable mapping Set Data Release	SXA = FUMMC. PH3 EXS = FUMMC. PH3 PXS = FUMMC. PH3 AXRR = FUMMC. PH3 S/MAPDIS = FUMMC. PH3 S/DRQ = FUMMC. PH3	

MMC (6F)

1 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH4 T6L Data Rel. on 1st Clock	P byte ≠ 3 → +1 → P33 (SW1 = 1) → +1 → P22 (SW1 ≠ 1) → +1 → P20 C → D24-D31 P byte ≠ 0 → D24-D31 → Byte of Map D24-D31 → Byte of PCB D24-D31 → Byte of Locks N(P32, P33) → Repeat + (P32, P33) → 0 → P32, P33 Reset SW4	PA33 = FUMMC. PH4. N(P32, P33) PCTP1 = FUMMC. PH4. N(P32, P33) PA22 = N(FUMMC. PH4. NSW1) PCTP4/1 = FUMMC. PH4. NSW4 DXCBP = FUMMC. PH4 ← if SW1 ← if SW2 see special equations at end. ← if SW3 BRPH4 = FUMMC. PH4. N(P32, P33) PX/1 = FUMMC. P33 R/SW4 = FUMMC. PH4 S/T6L = FUMMC. PH4	Increment P byte addr. Increment Control Start Address at P20 or P22 depending on function. Downward Align Load 3 bytes here and 4th byte in phase 5. Nothing loaded on 1st clock of phase 4 because data is read from memory then.
PH5 T6L	P → S → B D24-D31 → Byte of Map D24-D31 → Byte of PCB D24-D31 → Byte of Locks 0 → D 1 → CS31 E-1 → E	SXP = FUMMC. PH5 BXS = FUMMC. PH5 if SW1 if SW2 see special equations at end. if SW3 DX/1 = FUMMC. PH5 CSX1/B = FUMMC. PH5 MCTE1 = FUMMC. PH5	Preserve Byte Address Load 4th byte

MMC

2 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH6 T6L	A+D → S → P S → A Set Request if Count ≠ 0 set Address Release Interlock	PXS = FUMMC . PH6 SXADD = FUMMC . PH6 AXS = FUMMC . PH6 MRQ = FUMMC . PH6 . NEZ S/ARQ = FUMMC . PH6 S/SW4 = FUMMC . PH6 . INT . NEZ	Increment address Access next word sw4 used here to Remember interrupt is pending.
PH7 T6L Addr Rel	B → S → P Count ≠ 0 and no Interrupt ⇒ Return to PH4 Set Data Release Interlock	SXB = FUMMC . PH7 PXS = FUMMC . PH7 BRPH4 = FUMMC . PH7 . NSW4 . NEZ S/DRQ = FUMMC . PH7 S/TBL = FUMMC . PH7	
PH8 T6L	A → S → RW (R on LR) Enable mapping	PA22 = FUMMC (PH4 + PH8) . NSW1 PCTP4/1 = FUMMC . PH8 SXA = FUMMC . PH8 RW = FUMMC . PH8 R/MAPDIS = FUMMC . PH8	Increment Pat P20 or P22 depending on function Store new R

MMC

3 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH9 T6L	Set Interruptible Preset 1 → LR31 E → A P → S → B Request next instruction Set Data Release Interlock	S/IEN = FUMMC . PH9 S/LR31/2 = FUMMC . PH9 AXE = FUMMC . PH9 SXP = FUMMC . PH9 BXS = FUMMC . PH9 MRQ/1 = FUMMC . PH9 . NSW4 S/DRQ = FUMMC . PH9	{Not set if exiting due to interrupt.
PH10 T6L	BVA → S → RW (R on LR) Generate ENDE if no interrupt.	SXB = FUMMC . PH10 SXA = FUMMC . PH10 RW = FUMMC . PH10 ENDE = (FUMMC . NSW4) . PH10	
	Special Equations MAPW = MMCW . SW1 PCBW = MMCW . SW2 LOCKW = MMCW . SW3 MMCW = FUMMC . PH5 + FUMMC . PH4 . (NP32 . NP33) MAPWXD = FUMMC . EXU		

MMC

4 of 4

PHASE		FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH1 TARL Data Rel.		C ₄₋₁₅ → D ₂₀₋₃₁ , 0's → D ₀₋₁₉	DXC/9 = FUINT . PH1 S/TBL = FUINT . EXU . NENDE	TBL for remaining phases. Operand → C → D
PH2 TBL		D → S → RW (R → LR) C → D Set Request for next Instruction	{ SXD = FUINT . PH2 RW = FUINT . PH2 DXC/6 = FUINT . PH2 (MRQ/1) = FUINT . PH2 S/LR31/2 = FUINT . PH2	Operand ₄₋₁₅ → R ₂₀₋₃₁ causes Q → P also R ₁ → LR in next phase
PH3 TBL		0's → RW (R ₁ → LR) Request Data Release on next clock	RW = FUINT . PH3 preset above S/LR31/2 = FUINT . PH3 S/DRQ = FUINT . PH3	Clear R ₁ so that R ₁₀₋₁₅ will be clear in final result R ₁ → LR in next phase
PH4 TBL Data Rel.		D → S → CC S → RW (Bytes 2 & 3 only) (R ₁ → LR) ENDE	SXD = FUINT . PH4 S/CC1 = FUINT . PH4 . S0 S/CC2 = FUINT . PH4 . S1 S/CC3 = FUINT . PH4 . S2 S/CC4 = FUINT . PH4 . S3 (R/CC) = FUINT . PH4 RWB2 = FUINT . PH4 RWB3 = FUINT . PH4 ENDE = FUINT . PH4	Operand ₀₋₄ → CC's Operand ₁₆₋₃₁ → R ₁₆₋₃₁

INT (6B)

1 of 1

PHASE		FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH1 NANLZ TARL		C → D C ₀₋₇ → D ₀₋₇ Set ANLZ flip-flop set PREI set TBL Inhibit clearing of LMXC first time thru PH1. (SW2 is set in PREI) Inhibit S/PH2 (via NBR)	DXC/6 = FUANLZ . NANLZ . PH1 OXC = FUANLZ . NANLZ . PH1 + ENDE S/ANLZ = FUANLZ . PH1 S/PREI = FUANLZ . NANLZ . PH1 . N(S/INTRAPF) S/TBL = FUANLZ . NANLZ . PH1 LMXC = B . NAR . I . (PH1 . FUANLZ . NSW2) I --- NBR = I . FUANLZ . NANLZ	OXC sets LMXC ANLZ is used to distinguish between the two PH1's of this instruction and to inhibit functions normally performed by the instruction being analyzed.
PREI ANLZ TBL Preparation phases		Normal preparation sequence takes place to compute effective address. Disable P → Q Disable S/RQ (via PRERQ) Disable memory requests except for indirect addresses Set SW2 for control of LMXC set DRQ if immediate ANLZ PREPARATION CONT ON NEXT PAGE	QXP = PREI . NANLZ PRERQ = I . NPRERQ/1 B . NQL3 . NANLZ { MRQ = PREI . OUL . (NO4 . NO5 . NO7) . NANLZ + PREI . (NO1 . NO3) . OL2 . NANLZ + (PRE2 . NIA) . IX . OPRQ . NANLZ + (PRE2 . NIA) . PRED0 . NANLZ + PRE3 . NIA . NANLZ + PRE2 . NIA . FUSTD . NANLZ + PRE2 . NIA . FASIB . NANLZ RQC = PREI . NINDX . PREOPRQ/1 . NANLZ + PREI . NINDX . PREOPRQ/2 . NANLZ + PREI . CO S/SW2 = ANLZ . PREI S/DRQ = PREIM . ANLZ . PREI	Request allowed for indirect address. (in case indirect address was made)

ANLZ (44)

1 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
ANLZ Prep.	(cont.) set Condition code to indicate opcode class. Force Analyze Opcode into \emptyset register upon completing preparation phases. suppress advancement to PHI set SWI	$(S/CC1/I) = (ANLZ, PREI), FAIM, (NOI, NO3), (NO4, NO5)$ $S/CC1 = FADW, (ANLZ, PREI)$ $(S/CC1/I) = (ANLZ, PREI), FAW$ $(R/CC1) = (ANLZ, PREI)$ $S/CC2 = FADW, (ANLZ, PREI)$ $(S/CC2/I) = OUS, (ANLZ, PREI)$ $R/CC2 = (ANLZ, PREI)$ $R/CC3 = (ANLZ, PREI)$ $(S/CC4/I) = (ANLZ, PREI), FAIM$ $R/CC4 = (ANLZ, PREI)$ $S/CC3 = (ANLZ, PREI), DO$ $Ox/I = (S/PHI/I) \cdot ANLZ$ $NBR = \dots I, ANLZ, (S/PHI/I)$ $S/SWI = ANLZ, (S/PHI/I)$	for Immediate word type Double word type Word type Double word type Halfword type Immediate type Indirect addressed
ANLZ TARL	SWI : NO PHASE IS SET. (This dummy reset SWI set PHI	pulse time allows FA's and FU's to settle) $R/SWI = ANLZ$ $S/PHI = ANLZ, SWI$	
PHI ANLZ TGL	$NCC4 \Rightarrow P \rightarrow S, P32 \rightarrow S0, P33 \rightarrow S1$ $\Rightarrow S \rightarrow A$ $O's \rightarrow D$ Request next instruction	$SXP = ANLZ/I, PHI$ $AXS = ANLZ/I, PHI$ $DX/I = ANLZ, PHI$ $MRQ/I = ANLZ, PHI$ $ANLZ/I = ANLZ, NCC4$	also causes PXQ
PH2 ANLZ TGL	$NCC4, N(CCI, NCC2) \Rightarrow A \rightarrow S$ \Rightarrow shift left one (cyclic)	$SXA = PH2, N(CCI, NCC2), ANLZ/I$ $AXS/I = ANLZ/I, N(CCI, NCC2), PH2$	

ANLZ

2 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH3 ANLZ TGL	$NCC1, NCC2, NCC4 \Rightarrow A \rightarrow S$ \Rightarrow shift left one (cyclic) $CCI, CC2, NCC4 \Rightarrow$ shift right two Set DRQ Set TIOL	$SXA = NCC1, NCC2, PH3, ANLZ/I$ $AXS/I = ANLZ/I, NCC1, NCC2, PH3$ $AXPRR2 = ANLZ/I, CCI, CC2, PH3$ $(S/DRQ) = ANLZ, PH3$ $(S/TIOL/I) = ANLZ, PH3$	
PH4 TIOL data release	Reset ANLZ flip-flop $NCC4 \Rightarrow S \rightarrow RW$ $NCC4 \Rightarrow A \rightarrow S$ ENDE	$R/ANLZ = PH4 + CLEAR$ $RW = ANLZ/I, PH4$ $SXA = ANLZ, NCC4, PH4$ $ENDE = ANLZ, PH4$	

ANLZ

3 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH1 T6L	LPSD ⇒ GO TO PH5 SET REQUEST XPSD ⇒ RESET MAPDIS XPSD · NR30 ⇒ SET MAPDIS XPSL · INTRAPF ⇒ GO TO PH3 SET REQUEST XPSD · NINTRAPF ⇒ P → Q Q → P PSW1 → D	NBRPH5 = FAPSD · PH1 · N07 MRQ = FAPSD · PH1 · N07 R/MAPDIS = FAPSD · PH1 · 07 S/MAPDIS = FAPSD · PH1 · 07 · NR30 NBRPH3 = FAPSD · PH1 · 07 · INTRAPF MRQ = FAPSD · PH1 · 07 · INTRAPF NXP = FAPSD · PH1 · 07 · N(INTRAPF) NPXQ = FAPSD · PH1 · 07 · N(INTRAPF) NDXPSW1 = FAPSD · PH1	SUPPRESS MAPPING Ef...
PH2 T6L	P → S → B Q → P SET REQUEST	NSXP = FAPSD · PH2 NBXS = FAPSD · PH2 NPXQ = FAPSD · PH2 MRQ = FAPSD · PH2	
PH3 T6L	P + 1 → P SET REQUEST D + B → S → MB PSW2 → D data release	PCTP1 = FAPSD · PH3 MRQ = FAPSD · PH3 NSXD = FAPSD · PH3 NSXB = FAPSD · PH3 NMW = FAPSD · PH3 NDXPSW2 = FAPSD · PH3	[P → LB] WRITE WORD

XPSD (OF), LPSD (OE)

1 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH4 T6L	P + 1 → P SET REQUEST D → S → MB data release	PCTP1 = FAPSD · PH4 MRQ = FAPSD · PH4 NSXD = FAPSD · PH4 NMW = FAPSD · PH4	[P → LB] WRITE WORD
PH5 T6L	P + 1 → P SET REQUEST MB → C → D data release	PCTP1 = FAPSD · PH5 MRQ = FAPSD · PH5 NDXC/6 = FAPSD · PH5	[P → LB]
PH6 T6L	MB → C → D D → S → PSW1 → A RESET MAPDIS LPSD ⇒ O → CI O → II C → EI TRAP · XPSD ⇒ TRACC → CC S → CC data release	NDXC/6 = FAPSD · PH6 NSXD = FAPSD · PH6 NPSW1XS = FAPSD · PH6 NAXS = FAPSD · PH6 R/MAPDIS = FAPSD · PH6 R/CI = FAPSD · PH6 · N07 R/II = FAPSD · PH6 · N07 R/EI = FAPSD · PH6 · N07 NCLXTRACC = FAPSD · PH6 · TRAP · 07 NCCXS = FAPSD · PH6	[P → LB]

XPSD, LPSD

2 of 4

PHASE		FAPSD	
	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH7	D2, D3 → WRITE KEY	S/WK0 = FAPSD.PH7.D2 S/WK1 = FAPSD.PH7.D3	
T6L	D5 ⇒ 1 → CI D6 ⇒ 1 → II D7 ⇒ 1 → EI R28 ⇒ D23-D27 → Rp23-Rp27 LPSD.R30 ⇒ 1 → INT16 LPSD.R30.R31 ⇒ 1 → INT17 A → P TRAP.R29 ⇒ TRACC → D28-D31 RESET TRAP RESET INTRAPF BRING UP R/D0-31 XPSD.NR29 ⇒ GO TO PH9 SET REQUEST LPSD ⇒ ALLOW CLOCK INTERLOCK WITH INT10	NRPIXD = FAPSD.PH7.R28 INT16 = FAPSD.PH7.N07.R30 INT17 = FAPSD.PH7.N07.R30.R31 NSXA = FAPSD.PH7 NPXS = FAPSD.PH7 NDXTRACC = FAPSD.PH7.TRAP.R29 R/TRAP = FAPSD.PH7 R/INTRAPF = FAPSD.PH7 NDX/I = FAPSD.PH7 NBRPH9 = FAPSD.PH7.07.NR29 MRQ = FAPSD.PH7.07.NR29 NCEINT = FAPSD.PH7.N07.R30	UNCONDITIONALLY
PH8	D+A → S → P	NPXS = FAPSD.PH8 SXADD = FAPSD.PH8 MRQ = FAPSD.PH8	
T6L	SET REQUEST		

XPSD, LPSD

3 of 4

PHASE		FAPSD	
	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH9			
T6L	Reset TRACC	R/TRACC = FAPSD.PH9	
PH10	ENDE	ENDE = FAPSD.PH10	
T6L	data release		
	SPECIAL S/DRQ = FAPSD.NPH7.NPH8.EXU		

XPSD, LPSD

4 of 4


PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH1 T4RL	MB → C → D	NDXC16 = FULRP · PH1	
PH2 T6L	D23 - D27 → RP23 - RP27 SET REQUEST	NRPX D = FULRP · PH2 MRQ/I = FULRP · PH2 SIDRQ = FULRP · PH2	
PH3 T6L	ENDE DATA RELEASE	ENDE = FULRP · PH3	

LRP(2F)


1 of 1

WD, RD Instructions
Simplified Timing Diagram
(Ignoring Circuit and line delays)

WD, RD



WD Internal Control Mode (Bits 16-19 equal zero)



RD (6C), WD (6D)

Family: FARWD = 006. (04.05.N06)

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
	Some important signals used in WD and RD instructions.	INHXWD = 006.0LD.PH2.B1619Z.B26 WDINTL = 006.0LD.PH2.B1619Z B1619Z = NB16.NB17.NB18.NB19 FARWD = 006.04.05.N06	For internal Control Mode of WD instruction Decode of B Reg. Bits Family (WD, RD) Decode
PH1 T4RL	Set Memory Request and Q → P P → S → B O → A R → LR RR → A Set DATA Flip-flop Reset Indicator Flip-flop Reset Strobe Flip-flop	MRQ/I = FARWD.PH1 SXP, BXS = FADIO.PH1 AX/I = FARWD.PH1 AXRR = FARWD.PH1 S/SW3 = FADIO.PH1 These, as well as sw3 above, are already reset by CLEAR during previous ENDE	Request for next instr. Eff. Address → B No special control for R → LR Multi-purpose Flip-flops, SW1, SW3, and SW4 are used here. Data FF is SW3 Indicator is SW1 Strobe is SW4
PH2 T6L	DATA FF ⇒ B16-31 → DIO32-47 DATA FF.WD ⇒ A → S ⇒ I → DIO50 WD. DATA FF. R ≠ 0 ⇒ S → DIO0-31 WD.(B16-19=0).B26.B27.B29 ⇒ Set CI WD.(B16-19=0).B26.B29 ⇒ Reset CI WD.(B16-19=0).B26.B30 ⇒ Set II WD.(B16-19=0).B26.B30 ⇒ Reset II WD.(B16-19=0).B26.B27.B31 ⇒ Set EI WD.(B16-19=0).B26.B31 ⇒ Reset EI WD.(B16-19=0).B25.B31 ⇒ Set Alarm WD.(B16-19=0).B25 ⇒ Reset Alarm WD.(B16-19=0).B25.B30.MUSIC ⇒ Set MUSIC WD.(B16-19=0).B25.B30 ⇒ Reset MUSIC ALARM FF ⇒ ALARM LIGHT ON MUSIC FF. ALARM FF + ALARM FF. RUN: IKC ⇒ AUDIO	DIOXB = FARWD.SW3 SXA = 0LD.006.SW3 DIO50XI = 0LD.006.SW3 DIOXS = 0LD.006.SW3.NRZ S/CIF = INHXWD.B27.B29 R/CIF = INHXWD.B29 S/II = INHXWD.B27.B30 R/II = INHXWD.B30 S/EI = INHXWD.B27.B31 R/EI = INHXWD.B31 S/ALARM = WDINTL.B25.B31 R/ALARM = WDINTL.B25 + RESET S/MUSIC = WDINTL.B25.B30.NMUSIC R/MUSIC = WDINTL.B25.B30 ALARM/L = ALARM AUDIO = MUSIC.NALARM +(ALARM.KRUN/B).IKC	Address Lines Data → S for WD RD/WD Line Data Out for WD if R ≠ 0 Control of Inhibit Bits contained in PSWZ Alarm Control Audio Control (Toggles) Signal to Alarm Light Signal to Speaker

RD, WD

2 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH3 T6L	DIO49 + (B16-19=0) ⇒ Set Indicator Indicator ⇒ Stay in PH3 ⇒ Set Strobe FF Indicator ⇒ Reset Strobe FF Strobe ⇒ I → DIO48 Indicator · DIO51 · (B16-19 ≠ 0) + (B16-19=0).KSS3 ⇒ Set CC3 Indicator · DIO52 · (B16-19 ≠ 0) + (B16-19=0).KSS3 ⇒ Set CC4 (B16-19=0).KSS1 ⇒ Set CC1 (B16-19=0).KSS2 ⇒ Set CC2 Indicator ⇒ Reset CC1,2,3,4 Indicator ⇒ DIO0-31 → D Indicator ⇒ Reset Indicator R → LR RD.(B16-19=0).Indicator · R ≠ 0. B27 ⇒ PFSR RD.(B16-19=0).Indicator · B27 ⇒ Parity Error. g → D24-31	S/SW1 = (FARWD.PH3).DIO49.NSW1 +(FARWD.PH3).B1619Z.NSW1 BRPH3 = FARWD.PH3.NSW1 S/SW4 = (FARWD.PH3).NSW1 R/SW4 = FADIO.SW1 DIO48X1 = FARWD.SW4 (S/CC3/I) = (FARWD.SW1).NB1619Z.DIO51 S/CC3 = (FARWD.SW1.B1619Z).KSS3 (S/CC4/I) = (FARWD.SW1).NB1619Z.DIO52 S/CC4 = (FARWD.SW1.B1619Z).KSS4 S/CC1 = (FARWD.SW1.B1619Z).KSS1 S/CC2 = (FARWD.SW1.B1619Z).KSS2 (R/CC) = (FARWD.SW1) DXDIO = (FARWD.SW1).NB1619Z R/SW1 = FADIO PFSR = (FARWD.SW1).(B1619Z.N07.NRZ.B27) DXPARITY = FARWD.(B1619Z.N07.NRZ.B27)PH3	Using SW1 for "Indicator" Using SW4 for "Strobe" Set Condition Code from Sense Switches or from External Device R → LR occurs normally without special control. Reset Parity Indicators with short pulse on PFSR Puts MFL0-7 into D24-31
PH4 T6L T8L	DIO49 + (B16-19=0) ⇒ Set DRQ DRQ ⇒ Stay in Phase 4 DRQ ⇒ Reset Data FF DRQ ⇒ ENDE R → LR RD. R ≠ 0 ⇒ D → S → RW set TBL if not ENDE	S/DRQ = FARWD.PH4.NDIO49 + FARWD.PH4.B1619Z BRPH4 = FARWD.PH4.NDRQ R/SW3 = CLEAR ENDE = FARWD.PH4.DRQ RW = 0LC.006.PH4.NRZ SXD = 0LC.006.PH4.NRZ S/TBL = FARWD.PH4.NENDE	Wait in Phase 4. CLEAR = ENDE + ... Load Input Data

RD, WD

3 of 3

PHASE		FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH1		$P \rightarrow S \rightarrow B$ $S \rightarrow A$ $I's \rightarrow CS$ Set Data FF Reset Indicator FF Set MAPDIS	$BXS, SXP = FAIO, PH1$ $AXS = FAIO, PH1$ $S/NPRX = FAIO, PH1$ $S/SW3 = FADIO, PH1$ $(R/SW1) = FADIO + CLEAR$ $S/MAPDIS = FAIO, PH1$ $(S/NLRXR) = FAIO, PH1$ $T6RL = FAIO, PH1$	P contains I/O ADDRESS $I \rightarrow CS$ for up. align. in PH2. Using SW3 for Data FF Using SW1 for Indicator Prevent Mapping $O's \rightarrow LR$ for PH2 select T6RL clock for PH2
PH2		$A_{24-31} \rightarrow K \rightarrow S_{0-7, 8-15, 16-23, 24-31}$ $S_{0-7} \rightarrow A_{0-7}$ $O's \rightarrow A$ $O's \rightarrow LR$ $SIO \Rightarrow RR_{16-31} \rightarrow A_{16-31}$ $R \neq 0, R31 \Rightarrow 1 \rightarrow AB$ $R \neq 0 \Rightarrow 1 \rightarrow A9$ AIO \Rightarrow Set Memory Request Set ARQ Data FF . 02 \Rightarrow FNCO Data FF . 06 \Rightarrow FNCL Data FF . 07 \Rightarrow FNCL Data FF . B21 \Rightarrow IOPAO Data FF . B22 \Rightarrow IOPAI Data FF . B23 \Rightarrow IOPA2 $20_{16} \rightarrow P$ ($20_{16} = 32_{10}$)	$SXUAB = FAIO, PH2$ $AXS/I = FAIO, PH2$ $AX/I = FAIO, PH2$ (Preset during PH1) $AXRR/2 = OLC, OU4, PH2$ $ABXI = FAIO, PH2, NRZ, NR31$ $A9XI = FAIO, PH2, NRZ$ $MRQ = FAIO/I, PH2$ $S/ARQ = FAIO, PH2$ $IOPXFCAD = FAIO, SW3$ (Note this occurs for all phases that SW3 is set) $NPX20 = FAIO, PH2$	Upward Align 'A' Reg Clear all 'A' Reg not being set. Address Register 0 (Reg. 0 contains first command address) } Function Code to IOP's } IOP Address to IOP's Load Memory Address 20_{16} into P Register.

SIO (4C), TIO (4D), TDV (4E), HIO (4F), AIO (4G)

1 of 4

PHASE		FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH3		$20_{16} \rightarrow LB$ $A \rightarrow S \rightarrow MB$ IOP PROCEED. STROBE \Rightarrow Set Indicator IOP PROCEED. Indicator \Rightarrow Set STROBE Indicator \Rightarrow Reset Strobe Indicator \Rightarrow Stay in Phase 3 \Rightarrow Set DRQ Indicator . IOP CCI Signal \Rightarrow S/CCI Indicator . IOP CC2 Signal \Rightarrow S/CC2 Indicator \Rightarrow Set Memory Request AIO . Indicator . (R \neq 0). NCOND1 \Rightarrow Go to PH6 Indicator . [(R=0) + CONDI] \Rightarrow Go to PH8 $\Rightarrow Q \rightarrow P$ $\Rightarrow R/MAPDIS$ \Rightarrow Set DRQ Set ARQ STROBE $\Rightarrow 1 \rightarrow$ IOP Strobe line No Branch $\Rightarrow 1 \rightarrow LB31$ (This is being set up for use in PH4) Indicator Set \Rightarrow Reset Indicator	P is normally on LB $SXA, MW = FAIO, PH3$ $S/SW1 = FAIO3, PR, NSW1, SW4$ $S/SW4 = FAIO3, NPR, NSW1$ $R/SW4 = FADIO, SW1$ $BRPH3 = FAIO3, NSW1$ $S/DRQ = FAIO3, NSW1$ $(S/CCI/1) = FAIO3, CONDI, SW1$ $(S/CC2/1) = FAIO3, CONDI, SW1$ $MRQ = FAIO3, SW1$ $BRPH6 = (OUG, OLE, NRZ, NCOND1), SW1$ $BRPH8 = (FAIO, RZ + FAIO, CONDI), SW1$ $PXQ = (FAIO, RZ + FAIO, CONDI), PH3, SW1$ $R/MAPDIS = (FAIO, RZ + FAIO, CONDI), SW1$ $S/DRQ = (FAIO, RZ + FAIO, CONDI), SW1$ $S/ARQ = FAIO, PH3$ $IOPXSTRB = FAIO3, SW4$ $(S/LB31/1) = FAIO, PH3, NBR$ $(R/SW1) = FADIO$ $S/SW1 = NSW1, \dots$	20_{16} loaded into P in PH2 Using SW1 for Indicator Using SW4 for Strobe Wait in PH3 until SW1 is set. Note: FAIO3 = FAIO, PH3 (next instruction address) Strobe \rightarrow IOP via CNST line Note: No Data Release on 1st Clock in PH3. See set terms for SW1 at top of sheet
PH4		$21_{16} \rightarrow LB$ Set Memory Request Set DRQ $R31 \Rightarrow Q \rightarrow P$ \Rightarrow Reset MAPDIS	$S/MRQ = FAIO, PH4$ $S/DRQ = FAIO, PH4$ $PXQ = FAIO, PH4, R31$ $(R/MAPDIS) = FAIO, PH4, R31$	This is done by loading 20_{16} into P in PH2 and setting LB31/1 in PH3. Only one response word stored if R31=1. Enable Mapping Again.
PH5		$MB \rightarrow C \rightarrow D$ $20_{16} \rightarrow LB$ if R31 $R31 \Rightarrow$ Set ARQ	$DXC/6 = FAIO, PH5$ $S/ARQ = FAIO, PH5, NR31$	MB represents cell 21 20_{16} preset into P in PH2 but if R31=1 then contents of Q is in P.

SIO, etc.


2 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH6 T6L Add Rel	$\overline{R31} + AIO \Rightarrow MRQ/1$ $\Rightarrow S/DRQ$ Reset MAPDIS Set $Ru1 \rightarrow LR$ for use in PH7	$MRQ/1 = FAIO \cdot PH6 \cdot (NR31+02)$ $S/DRQ = FAIO \cdot PH6 \cdot (NR31+02)$ $(R/MAPDIS) = FAIO \cdot PH6$ $S/LR31/2 = FAIO \cdot PH6$ $(S/T6L/1) = FAIO \cdot PH6$	(For next instruction) Enable Mapping
PH7 T6L Data Rel	$MB \rightarrow C$ $Ru1 \rightarrow LR$ $AIO \Rightarrow C0-15 \rightarrow D16-31, C0 \rightarrow D0-15$ $\Rightarrow D \rightarrow S \rightarrow RW$ $AIO \Rightarrow C \rightarrow D$ $\Rightarrow 2016 \rightarrow LB$ Set DRQ Except for $\overline{AIO}, R31$	Automatic when Request is made — Preset in Phase 6 $DXCR16 = FAIO/1 \cdot PH7$ $SXD, RW = FAIO/1 \cdot PH7$ $DXC/6 = 0UG \cdot 0LE \cdot PH7$ — Preset into P in Phase 2 $(S/T6L/1) = FAIO \cdot PH7$ $(S/DRQ) = FAIO \cdot PH7$	(MB represents cell 20 or the next instruction) (D represents cell 21)
PH8 T6L Data Rel	$P \rightarrow LB$ $R \rightarrow LR$ $R \neq 0 \cdot CCI \cdot (\overline{R31} + AIO) \rightarrow RW$ $AIO \Rightarrow D16-31 \rightarrow S16-31$ Reset Data FF ENDE $AIO \Rightarrow D \rightarrow S$	$RW = FAIO \cdot PH8 \cdot NRZ \cdot NCCI \cdot (NR31+02)$ $SXD/2 = FAIO/1 \cdot PH8$ $R/SW3 = CLEAR$ $ENDE = FAIO \cdot PH8$ $SXD = FAIO \cdot PH8 \cdot 02$	} Normal Operation unless otherwise preset. Write into Register R, Halfword on S from cell 20 Word on S.

SIO, etc.

3 of 4

Simplified Timing Diagram
 (Ignoring Circuit and Line Delays)
 SIO, TIO, TDV, HIO with Even, Nonzero R Field



Repeat this phase until IOP responds with PR signal then set Indicator.

Repeat this phase until IOP signal PR is low then set Strobe

SIO, etc.

-77-

4 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
	<u>S/INTRAPF</u> NENDE.NPRE1 + ENDE.(S/TRAP).N(S/BRQ/1) ⇒ S/BRQ S/DRQ CLEAR S/INTRAPF S/INTRAPL	$S/BRQ = (S/INTRAPF).NENDE.NPRE1 + ENDE.(S/TRAP).I.N(S/BRQ/1)$ $(S/BRQ/1) = FAB0.PH3 + FABR.PH3 + FUBAL$ $S/DRQ = (NENDE + AHCL/1)(S/INTRAPF)$ $CLEAR = (S/INTRAPF)$ $S/INTRAPF = (S/INTRAPF)$ $S/INTRAPL = (S/INTRAPF).NRESET$	set BRQ is trap or interrupt is to point at current instruction rather than next instruction Branch instruction that trap because of memory protect or non-existent address point at the branch instruction itself. If trap is for non-existent address, set DRQ even if ENDE.

INTRAP SEQUENCE - (SET INTRAPF)

1 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
INTRAP1 INTRAP2	$P \Rightarrow S \rightarrow A$ $0 \rightarrow \bar{D}$ $1's \Rightarrow CS$ S/DRQ CLEAR R/HALT S/MAPDIS NTRAP ⇒ prevent stopping clocks after next clock if single clocking. S/TIOL S/INTRAP2 Timing is function of previous clock	$AXS = INTRAP1$ $SXP = INTRAP1.NSDIS$ $Dx/1 = INTRAP1$ $CSX1 = INTRAP1.NSDIS$ $S/DRQ = INTRAP1$ $CLEAR = INTRAP1$ $R/HALT = INTRAP1$ $S/MAPDIS = INTRAP1$ $SCEN = N(INTRAP1.NINTRAP2.NTRAP)$ $S/TIOL = INTRAP1.NINTRAP2$ $S/INTRAP2 = INTRAP1.NRESET$	disable mapping associated with CEINT in INTRAP1.INTRAP2

INTRAP SEQUENCE - (INTRAP1.NINTRAP2)

2 of 4

PHASE		FADE [07C04 + N04.05.06]	
	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH1 TARL		S/DRQ = FADE . EXU S/TIOL = FADE . EXU DUCLOCK = FADE . NPH3 . NPH9 . NPREP	} for all phases
PH2 TIOL DUCLOCK	15 → R PRESET UPWARD ALIGN DSA ⇒ P → S → A (DST + UNPK) ⇒ RR TO PH5 PRESET RR → C SET INTERRUPTIBLE DM → DU12 04-07 → DU4-DU7 R28-R31 → DU0-DU3 START → DU9 DSA ⇒ PRESET S → C	RX1 = FADE . PH2 (S/NPRX) = FADE . PH2 AXS = FADE . PH2 . 0LC SXD = FADE . PH2 . 0LC BRPH5 = FADE . PH2 . (05.06.07) (S/CXRR) = FADE . PH2 . (05.06.07) (S/ITEN) = FADE . PH2 DUVDM = FADE . PH2 . DM DUX0 = FADE . PH2 DUXR = FADE . PH2 DUSTART = FADE . PH2 (S/CXS) = FADE . PH2 . 0LC DUCLOCK = FADE . NPH3 . NPH9 . NPREP	15 → R SEND START AND DETAILS OF INSTRUCTION TO DU
PH3 TIOL	DSA ⇒ SET REQUEST UPWARD ALIGN 1/2 WD DSA ⇒ 0 → P32 . P33	MRQ = FADE . PH3 . N0LC SXUAH = FADE . PH3 PX/I = FADE . PH3 . 0LC (R/SWI) = FADE . EXU	PREPARE TO LOAD CORE OPERAND OR TO LOAD SHIFT NUMBER .

DA (79), DS (78), DL (7E), DST (7F), DC (7D), DM (7B), DSA (7C), DD (7A), PACK (76), UNPK (77)

1 of 4

PHASE		FADE	
	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH4 TIOL DUCLOCK	DOWNWARD ALIGN D2A-D31 → S → DU (Pbyte = 3) . N(ENDFIELD) ⇒ SET REQUEST "ENDFIELD" ⇒ I → SWI ⇒ SET RR → C SWI = 0 ⇒ REPEAT PH4 P + 1/4 → P (DL + PACK)(SWI) ⇒ BR TO PH6 [READ ⇒ P → LB, MB → C] data Release	DXCBP = FADE . PH4 DUXS = FADE . PH4 SXD/I = FADE . PH4 MRQ = FADE . PH4 . P32 . P33 . NDUEND . NSWI S/SWI = (FADE . EXU) . DUEND . NENDE (S/CXRR) = FADE . PH4 . DUEND BRPH4 = FADE . PH4 . NSW1 PCTP1 = FADE . PH4 PA33 = FADE . PH4 (R/SWI) = FADE . EXU DUCLOCK = FADE . NPH3 . NPH9 . NPREP BRPH6 = FADE . PH4 . (05.06.07) . SWI	C → D USING P byte 1ST BYTE TO DU IS JUNK SPECIAL DU MUST BRING UP END FIELD DURING NEXT TO LAST BYTE TRANSFER LOOP UNTIL DU SAYS IT HAS ALL THE SPECIFIED BYTES INCREMENT P BY 1 byte WHOLE MEMORY WORD GOES TO C REGISTER
PH5 TIOL DUCLOCK	RR → C C DOWNWARD ALIGN → D D2A-D31 → S → DU E6 E7 = 01 ⇒ R-1 → R N(ENDFIELD) ⇒ REPEAT PH5 ENDFIELD . (DM + DD) ⇒ RESET INTERRUPTIBLE 0 → A , E-1 → E	(S/CXRR) = FADE . PH5 DXCR2A = FADE . PH5 . NE6 . E7 DXCR16/I = FADE . PH5 . E6 . NET DXCRB = FADE . PH5 . E6 . E7 DXC/I = FADE . PH5 . NE6 . NET DUXS , NSXD/I = FADE . PH5 MCTR = FADE . PH5 . NE6 . E7 BRPH5 = FADE . PH5 . NDUEND R/ITEN = FADE . PH5 . DUEND . (N05.06) AX/I = FADE . PH5 , MCTE1 = FADE . PH5 DUCLOCK = FADE . NPH3 . NPH9 . NPREP	BYTE TO DU LOOP DU MUST BRING UP ENDFIELD WHILE LAST BYTE IS IN D REGISTER

DA, etc.

2 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH6 T10L DUPLICATE	N ENDFIELD ⇒ REPEAT 6 ENDFIELD ⇒ 1's → R 0 → E DUCABLE → D24-31 CLOCK → DU ENDFIELD ⇒ SET CONDITION CODES FROM DU CABLE INFO ENDFIELD.(DC + DUS) ⇒ GO TO PH9 SET REQUEST N(PACK + UNPK) ⇒ RESET INTERRUPTABLE (DM + DD).INT ⇒ DUMDM DU4 ⇒ SET TRAP (ADDR X'45')	BRPH6 = FADE.PH6.NDUEND RX1 = FADE.PH6.DUEND EX/1 = FADE.PH6.DUEND DXDU = FADE.PH6 DUCLOCK = FADE.NPH3.NPH9.NPREP S/CC1 = CCXDU.DU0 R/CC1 = CCXDU.DU6 S/CC2 = CCXDU.DU1 R/CC2 = CCXDU.DU7 S/CC3/1 = CCXDU/1.DU2 R/CC3 = CCXDU/1 S/CC4/1 = CCXDU/1.DU3 R/CC4 = CCXDU/1 CCXDU = FADE.PH6.DUEND CCXDU/1 = CCXDU.N(05.06.07).DUEND.NDU5 BRPH9 = FADE.PH6.DUEND.(0U7.0LD+DUS) MRQ/1 = FADE.PH6.DUEND.(0U7.0LD+DUS) R/1EN = FADE.PH6.04 DUMDM = FADE.PH6.INT.(N05.06) (S/TRAP/1) = (S/TR29/1).NPH8 S/TR31 = (S/TR29/1) + --- (S/TR29/1) = CCXDU.DU4	WAIT UNTIL DU READY 15 → R Not DST OR UNPK DUS ⇒ ABORT INSTR. INHIBIT INTERRUPTS
PH7 T10L DUPLICATE	DU CABLE → D24-31 (DST + UNPK) ⇒ SET WRITE BYTE PRESET UPWARD ALIGN CLOCK → DU ENDFIELD ⇒ S/SWI OTHERWISE RESET SWI	DXDU = FADE.PH7 MRQ = FADE.PH7.(05.06.07) S/NPRX = FADE.PH7 DUCLOCK = FADE.NPH3.NPH9.NPREP S/SWI = FADE.EXU.DUEND.NEND R/SWI = FADE.EXU	

DA, etc.

3 of 4

PHASE	FADE FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH8 T10L DUPLICATE	DU → D24-D31 1's → CS NSWI ⇒ REPEAT PH8 NSWI(DST + UNPK) ⇒ SET REQUEST SWI ⇒ S/INTERRUPTIBLE SWI.N(CC1.CC2) ⇒ SET REQUEST (END) (PST + UNPK) ⇒ D24-31 → S → MB (DST + UNPK).NSWI ⇒ P + 1/4 → P ⇒ SET WRITE BYTE N(DST + UNPK) ⇒ D24-D31 → S → RW N(DST + UNPK) ⇒ E - 1 → E N(DST + UNPK).(E6, E7 = 0) ⇒ R - 1 → R ENDFIELD ⇒ S/SWI	DXDU = FADE.PH8 CSX1 = FADE.PH8 BRPH8 = FADE.PH8.NSWI MRQ = FADE.PH8.NSWI.(05.06.07) (S/1EN) = FADE.PH8.SWI MRQ/1 = FADE.PH8.SWI.N(05.06.CC1.CC2) SXUAB = FADE.PH8 PCTP1 = FADE.PH8.(05.06.07).NSWI PA33 = FADE.PH8.(05.06.07).NSWI MWB = FADE.PH8.(05.06.07).NSWI SXAUB = FADE.PH8 RWB0 = (FADE.PH8).N(05.06.07).NE6.E7 RWB1 = (FADE.PH8).N(05.06.07).E6.NE7 RWB2 = (FADE.PH8).N(05.06.07).E6.E7 RWB3 = (FADE.PH8).N(05.06.07).NE6.NE7 MCTE1 = FADE.PH8.N(05.06.07) MCTR = FADE.PH8.N(05.06.07).NE6.E7 S/SWI = (FADE.EXU).DUEND.NENDE	LOOP WITHIN PH8 result back to Dec. ACC UPWARD ALIGNED P byte UPWARD ALIGNED SPECIAL
PH9 T10L	N(CC1.CC2) ⇒ ENDE	ENDE = FADE.PH9.N(05.06.CC1.CC2)	

DA, etc.

4 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
		FUEXU = 0UG. 0L7	Opcode decoding Signal
PRE2	NIA: set DRQ	S/DRQ = PRE2.NIA.0PRQ.FUEXU.NFABRANCH	
PH1 T4RL	MB → C → D Q → P Set DRQ	DXC/6 = FUEXU. PH1 PXQ = FUEXU. PH1 S/DRQ = FUEXU. PH1	
PH2 T6L Data Release	ENDE Suppress P+1 → P Suppress Instruction Protect	ENDE = FUEXU. PH2 PCTPIDIS = I. NENDE I. NTRAP. NHALT. NFUEXU. NKAHOLD (S/TRACC4/I) = PROTECTI. ENDE. NFUEXU. NTRAP	Causes C → O, R, D

EXU (67)

1 of 1

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
		FUBAL = 0UG. 0LA	Opcode decoding signal
PH1 T4RL	P → Q Q → P	QXP = FUBAL. PH1 PXQ = FUBAL. PH1 S/TBL = FUBAL. PH1	
PH2 T8L	P → S → RW P → Q Q → P set Request	RW = FUBAL. PH2 SXP = FUBAL. PH2 QXP = FUBAL. PH2 PXQ = FUBAL. PH2 MRQ/I = FUBAL. PH2 S/DRQ = FUBAL. PH2	PXQ in case of Trap
PH3 T6L Data Release	ENDE PROTECT FAIL → Set BRQ	ENDE = FUBAL. PH3 S/BRQ = ENDE. (S/TRAP). I. N(S/BRQ/I) where N(S/BRQ/I) = I. FUBAL	BRQ indicates that return address is in Q register

BAL (6A)

1 of 1

FABC = (0U6.04.N05.N06)

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE2 T4RL	PRE2.NIA go to PH3 do not set T4RL	BRPH3 = FABC.PRE2.NIA T4RL = I, FABC.PRE2.NIA	
PH3 T6L	BCS.(R.CC) } ⇒ ENDE +BCR.N(R.CC) } BCS.N(R.CC) } ⇒ Q → P +BCR.(R.CC) } set Request suppress Protect Fail	ENDE = FABC.PH3.07.(R.CC) + FABC.PH3.N07.N(R.CC) MRQ/I = FABC.PH3.07.N(R.CC) + FABC.PH3.N07.(R.CC) (S/TRACCH/I) = PROTECTD.NPROTECTDIS where NPROTECTDIS = I.(FABR+FABCNBRANCH) and (FABR+FABCNBRANCH) = FABC.PH3.07.N(R.CC) + FABC.PH3.N07.(R.CC)	if branch (R.CC) = R28.CC1 + R29.CC2 + R30.CC3 + R31.CC4 if don't branch (S/TRACCH/I) sets trap and TRACCH4
data release	ENDE.PROTECTFAIL ⇒ set BRQ	S/BRQ = FABC.PH3.ENDE.(S/TRAP) via (S/BRQ/I)	BRQ indicates return address from trap is in Q
PH4 T6L	set DRQ	S/DRQ = FABC.PH4	
PH5 T6L data release	ENDE	ENDE = FABC.PH5	No branch

BCS (69), BCR (68)

1 of 1

FABR = (0U6.N04.05.N06)

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE2 T4RL	PRE2.NIA RR → A BIR ⇒ 1 → CS31 BDR ⇒ 1's → CS go to PH2 do not set DRQ do not set T4RL	AXTR = FABR.PRE2.NIA CSX1/8 = FABR.PRE2.NIA.07 CSX1 = FABR.PRE2.NIA.N07 BRPH2 = FABR.PRE2.NIA S/DRQ = PRE2.NIA.NFABRANCH... NFABRANCH = IX + FABR T4RL = I, FABR.PRE2.NIA	R → A +1 → CS -1 → CS data release for the operand (the branched to instruction) is in PH3.
PH2 T6L	A + CS → S → A	AXS = (FABR, PH2) SXADD = " S/TIOL = " S/DRQ = "	R ± 1 → A
PH3 TIOL	A → S → RW BDR.(A > 0) } ⇒ ENDE +BIR.(A < 0) } BDR.N(A > 0) } ⇒ Q → P +BIR.N(A < 0) } set Request suppress Protect Fail	SXA = FABR.PH3 RW = FABR.PH3 RWDIS = FABR.ENDE.(PROTECTD + PROTECTI) ENDE = FABR.PH3.N07.NAO.NA0031Z + FABR.PH3.07.AO MRQ/I = FABR.PH3.N07.N(NAO.NA0031Z) + FABR.PH3.07.NAO (S/TRACCH/I) = PROTECTD.NPROTECTDIS and NPROTECTDIS = I.(FABR+FABCNBRANCH) and (FABR+FABCNBRANCH) = FABR.07.NAO (via (BRQ/I)) + FABR.N07.N(NAO.NA0031Z)	R ± 1 → R suppress changing R if branching, and protect fail on branched to instruction. if branch if don't branch (S/TRACCH/I) sets TRAP and TRACCH4
data release	ENDE.PROTECTFAIL ⇒ set BRQ	S/BRQ = FABR.PH3.ENDE.(S/TRAP)	BRQ indicates return address from trap is in Q.
PH4 T6L	set DRQ	S/DRQ = FABR.PH4	
PH5 T6L data release	ENDE	ENDE = FABR.PH5	No branch

BDR (64), BIR (65)

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH1 T4RL	SET REQUEST SET HALT	MRG/1 = F0WAIT . PH1 S/HALT = F0WAIT PH1 S/DR4 = F0WAIT PH1	Q → P
PH2 T6L	ENDE DATA RELEASE	ENDE = F0WAIT PH2	

WAIT (ZE)

1 of 1

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
		FACAL = 0U0. (N04.05)	Opcode decoding signal
PH1 T4RL	R → TRACC1, 2, 3, & 4 Set TR2B CAL3 or CAL4 ⇒ Set TR30 CAL2 or CAL4 ⇒ Set TR31 Set TRAP	S/TRACC1 = (FACAL.PHI.NTRAP.NSTRAP). R28 S/TRACC2 = (FACAL.PHI.NTRAP.NSTRAP). R29 S/TRACC3 = (FACAL.PHI.NTRAP.NSTRAP). R30 S/TRACC4 = (FACAL.PHI.NTRAP.NSTRAP). R31 S/TR2B = (FACAL.PHI.NTRAP.NSTRAP) S/TR30 = FACAL.PHI.06 (S/TR31/1) = FACAL.PHI.07.NSTRAP (S/TRAP/1) = FACAL.PHI	} Set Up Address of Trap Location
PH2 T6L	Proceed to INTRAP Sequence	S/INTRAPF = TRAP.NINTRAPF	

CAL1 (04), CAL2 (05), CAL3 (06), CAL4 (07)

1 of 1