```
6/27/83
        1.4
% SCSI Multibus Interface Pal
#include "pali618"
% Inputs
#define s a00
                       pin2
#define /sel
                        pin3
#define mrdc
                        pin4
#define mwtc
                        pin5
#define /s dmaen
                        pin6
#define s io
                        pin7
#define s_en16bit
                        pin9
% Outputs
#define /ce_word
                        pin17
#define /ce byte
                       pin16
#define mb ds
                        pin15
#define /p1_a00
                        pin14
#define /pi_bhen
                        pin13
#define /mb_in
                        pin12
PALBEGIN
                {{ VCC }}
/ce word :=
                                % (word access or lower byte) and (sel or dma)
                / /p1 bhen * / /sel
                                     % we are the slave
                 /p1_a00 * / /sel
         +
                / /p1_bhen * / /s_dmaen % we are the master
         +
% cope with the fact that in byte mode, the scsi only has the upper byte
/ce byte :=
                {{ vcc }}
                  /p1 bhen * / /p1 a00 * / /sel % upper byte only and sel
         ÷
                  / s_en16bit * / /s_dmaen
                                                % byte mode and dma
mb ds
                {{ vcc }}
         :=
                / mrdc * / mwtc % De-Morganized sel*/s_dmaen*(mrdc + mwtc)
         +
                /sel
         +
                / /s dmaen
% Don't acknowledge an internally-generated DMA cycle.
/p1_a00 :=
                \{\{ / / s dmaen \}\}
                / s_en16bit * / s_a00
                \{\{ / / s dmaen \}\}
/pi bhen :=
                s_en16bit
                {{ vcc }}
/mb in
       :=
                  /sel
                                    * / s_io
                                                % not slave, assume dma
                / /sel * / /s_dmaen * / s_io
                                                % see i) and ii)
         +
                / /sel *
                           /s_dmaen * / mrdc
         +
                                                % slave so use mrdc
% Buffer direction control:
8
% a) For a slave request, the direction information is not
% available until the mrdc strobe comes along.
```

The select signal is valid before this time, so it is 8 ×. used to enable mrdc as the signal which controls the direction of the data buffers. x In the case of a read, there is enough time to turn 8 the buffers around after the read strobe appears. x There may be momentary contention for the internal bus in this case. z 🖇 b) For a dma cycle, the Multibus will be idle before the AEN is asserted, so it is okay to leave the buffers pointing out. 5 If select is not asserted, the buffers are turned in the direction 5 8 necessary for a DMA cycle, as determined by s_io. It is possible for select to be asserted during a DMA cycle. 8 i) Since the Multibus has no address qualifier, if the board 8 8 is set to respond to Multibus address 000000, the select 5 signal will be asserted while the bus is idle. The bus % will be idle momentarily during a DMA cycle, just before 5 the DMAEN signal is asserted. In this case, the buffer 8 will be turned in the direction implied by the DMA transfer % (s io) as soon as the DMAEN signal is asserted. Momentary 8 contention for the internal bus may result, but things will 8 have settled down by the time that the Multibus write strobe 5 is asserted. % 11) If a DMA cycle is attempted which references a register on the board, there will be an unavoidable contention. 8

The DMA cycle will time out, resulting in a bus error.

% PALEND

8