SLR™ (TDC 4000) SERIES

REFERENCE MANUAL

SLR5 4.0/8.0GB
SLR4 2.5/5.0GB (TDC 4222)
SLR4 2.5GB (TDC 4220)
SLR3 1.2GB (TDC 4120)
SLR2 525MB (TDC 3820 MK2)

Revision 4
August 1997

TANDBERG DATA ASA
P.O. Box 134 Kjelsås
N-0411 OSLO, NORWAY
Phone + 47 22 18 90 90
Telefax + 47 22 18 95 50

Part No. 43 05 08 Rev. 04.0
Publ. No. 9048-4
August 1997

Related publications available from our Marketing & Sales Department:

Publ. No.	Part No.	Title
6028	42 26 86	TDC 4100/TDC 4200 Series Maintenance Manual
6046	42 30 40	TDC 4100/TDC 4200 SCSI-1 Interface - Functional Specifications
6047	42 30 42	SLR™ (TDC 4000) Series SCSI-2 Interface - Functional Specifications

Table of Contents

0. Preface

This is the reference manual for the SLR™ (TDC 4000) Series (SCSI compatible) Streaming Quarter-inch Tape Cartridge Drives.

These series of drives include:

- SLR5 4.0/8.0GB - 8 GByte compressed
- SLR5 4.0GB - 4 GByte

- SLR4 2.5/5.0GB (TDC 4222) - 5 GByte compressed
- SLR4 2.5GB (TDC 4220) - 2.5 GByte
- SLR3 1.2GB (TDC 4120) - 1.2 GByte
- SLR2 525MB (TDC 3820 MK2) - 525 MByte

Tandberg Data ASA will appreciate any comments on this publication regarding:

- **discrepancies between specification and product**
- **inconsistency of definitions**
- **lack of clarity in the definitions**
- **QIC-24, QIC-120, QIC-150, QIC-525, QIC-1000, QIC-2GB and QIC-4GB format compatibility**

1. About this Manual

1.1. Definitions

The following two terms are widely used throughout this manual:

"The Drive"
Refers to a half-height SCSI ("Small Computer System Interface") compatible SLR™ (TDC 4000) Series Drive.



"The Host"
Refers to the host computer that supports the SCSI hardware and software specifications, and thus is able to control the SCSI compatible SLR™ (TDC 4000) Series Drives.

1.2. Introduction to this Manual

This manual is intended to be the main reference document for users, system programmers and system integrators of the SLR™ (TDC 4000) Series Streaming Quarter Inch Tape Cartridge Drives.

The SLR™ (TDC 4000) Series Drives comply with the SCSI Interface Standard, the QIC-24, QIC-120, QIC-150, QIC-525, QIC-1000, QIC-2GB and QIC-4GB Data Interchange Standards.

Detailed circuit-board block diagrams, schematics and adjustment procedures are not supported by this manual. The field service technician will need the *TDC 4000 Series Maintenance Manual* in order to have the complete service documentation at hand.

Chapter 2 describes the basic features of the Drives, accompanied by block diagrams.

Chapter 3 gives the technical specifications in detail.

Chapter 4 contains mounting specifications.

Chapter 5 describes data reliability and tape conditioning.

Chapter 6 describes the tape formats (9, 15, 18, 26, 30 and 42 tracks) and how the data is encoded.

Chapter 7 describes the Drives' supported basic operational functions.

Chapter 8 describes the interface of the Drives with regards to the hardware.

Chapter 9 only refers to the *TDC 4100/TDC 4200 SCSI-1* and *SLR™ (TDC 4000) SCSI-2 Interface - Functional Specifications* which are complete descriptions of the functional behavior of the SCSI-1 and SCSI-2 Host Interfaces.

Chapter 10 gives descriptions of the Drives' extensive built-in selftest possibilities and how to perform proper preventive maintenance.

Appendix A lists the various Selftest Error Codes supported by the Drives.

1.3. Additional Documentation



The *QIC-24 and QIC-02 Standards, Revision D,* (Part No. 402732, Publ. No. 5447), available from our Sales & Marketing Department.

The *QIC-120-DC Standard for Data Interchange, Rev. F, June 1991*

The *QIC-150-DC Standard for Data Interchange, Rev. K, June 1991*

The *QIC-525-DC Standard for Data Interchange, Rev. H, March 1994*

The *QIC-1000-DC Standard for Data Interchange, Rev. E, March 1994*

The *QIC-2GB-DC Standard for Data Interchange, Rev. B, March 1994*

The *QIC-4GB Standard for Data Interchange, Rev. A, November 1996*

The *QIC-154 Standard for Data Compression*

The proposed *SCSI-2 X3.131 - 1994 Standard*

2. Introduction to the Drive

2.1. Summary

This chapter describes the basic features of the Tandberg Data SLR™ (TDC 4000) Series Streaming Tape Cartridge Drives. After a general introduction, a description of the mechanical and electrical drive design is given.

2.2. General Drive Description

The Tandberg Data SLR™ (TDC 4000) Series are streaming quarter-inch tape cartridge drives that read and write according to the following table:

Tape Format	Capacity	Write	Read	Drive Model
QIC-4GB compressed	8.0 Gbyte	X	X	SLR5 4.0/8.0GB only
QIC-4GB	4.0 Gbyte	X	X	SLR5 Series Drives
QIC-2GB - compressed	5.0 Gbyte	X	X	SLR5 4.0/8.0GB and SLR4 2.5/5.0GB
QIC-2GB	2.5 Gbyte	X	X	SLR5 and SLR4 2.5/5.0GB/-SLR4 2.5GB
QIC-1000	1.2 Gbyte	X	X	SLR5 and SLR4 2.5/5.0GB/-SLR4 2.5GB/SLR3 1.2GB
QIC-525	525 Mbyte	X	X	All models *)
QIC-150	155 Mbyte	X	X	All models *)
QIC-120	125 Mbyte	X	X	All models *)
QIC-24	60 Mbyte		X	All models except the SLR5 series *)

NOTE *) : All models = SLR5 Series/SLR4 2.5/5.0GB/SLR4 2.5GB/SLR3 1.2GB/-TDC 3820 MK2

Drive Application

The Drive is well suited for a variety of applications:

- **Winchester back-up**
- **Archival storage**
- **Low cost background mass-storage system**
- **Data logging**
- **Replacing the floppy disk for data interchanges**
- **Software distribution**

Streaming

The mode of operation is streaming, i.e. the Drives are designed to run the whole length of the tape, normally without any interruption. Unnecessary start and stop operations in the middle of the tapes will slow down the system considerably. Too many starts and stops over a short tape distance may also reduce tape tension, which may adversely affect the recording performance.

Basic Mechanical Building Blocks

The Drive mechanism is built inside a rigid casting. The mechanism includes a direct-drive, brushless capstan motor, a door-locking and ejection system and a head-moving ("worm-gear") system. Figure 2.1 illustrates the Drive's mechanical outline.

Note that mounting the Drive top or bottom-flush against a flat surface will impede air flow and cause overheating of the capstan motor! This MUST be avoided!



Figure 2.1 The SLR™ (TDC 4000) Series Drive

The Electronics

The electronics are contained on two printed circuit boards: The Mainboard and the Sensor Board.

The Drive electronics comprises one microcomputer (68HC11F1) for drive- and formatting control, one ASIC (See NOTE) for buffering, ECC-control, formatting and drive-functions. In addition the ASIC contains a SCSI Controller for bus-control. Another ASIC is controlling capstan and stepper motor, write current and other analog functions.

SLR4 2.5/5.0GB and SLR5 4.0/8.0GB Only

The SLR4 2.5/5.0GB and the SLR5 4.0/8.0GB also comprise the IBM ALDC1-10S compression chip.

All electronics except the opto-electronic tape hole sensors and the mechanical “cartridge-in-place” and “write protected” switches are situated on the Mainboard. The exceptions mentioned are located on the Sensor Board.

NOTE: ASIC = Application Specific Integrated Circuit.

2.3. Tape Format and Drive Operation

Data is formatted into small blocks, each block containing 512/1024 bytes of data (1024 bytes = QIC-525, QIC-1000, QIC-2GB and QIC-4GB formats).
Special address and checking bytes are added to each block. The basic layout is shown in Figure 2.2.

Data Block n	Data Block (Filemark) n+1	Control Block n+2	Data Block n+3

Preamble	Data Marker	Data (512/1024 bytes)	Block Address	CRC	Postamble
Standard Data Block					

Figure 2.2 Track format

Write Operation
The data bytes are transferred from the Host to the Drive and stored in the Drive's data buffer. The data is assembled into blocks of 512/1024 bytes. The Drive adds special address and check characters to each block prior to writing the complete block on the tape. The Drive performs read-while-write checking, and blocks with errors are automatically rewritten further down the tape.

Read Operation
In read mode, data is read from the tape and the special address and check characters are removed. The data bytes are then transferred to the Host via the built-in data buffer in the Drive.
Any corrupted data will normally be corrected by the Drive (QIC-4GB, QIC-2GB, QIC-1000, QIC-525 format) or the Drive will perform a reread operation (QIC-24/120/150).

Edge/Reference Track Seeking
In order to improve the track-location accuracy and to ensure data interchangeability between cartridges, the Drive uses the edge of the tape as the basic reference during write mode and the *Reference Bursts* as references during read operations. When changing tracks the head will always do a final movement upwards to reach the new track location. This is done to eliminate influence of backlash in the worm-gear.

Edge Seeking in Write Mode
See Chapter 7. Basic Operational Functions.

Track Seeking in Read Mode
See Chapter 7. Basic Operational Functions.

2.4. Drive Block Diagrams with Description

All drive operations are controlled by the 68HC11F1 microcomputer on the Mainboard. This includes the stepping and positioning of the head, the capstan motor operation, the sensing of the tape holes and the communication with the Host.
Figures 2.3 and 2.4 show block diagrams for the various drive models.



Figure 2.3 Block diagram - SLR5/TDC SLR4 2.5GB/TDC SLR3 1.2GB/TDC 3820 MK2



Figure 2.4 Block diagram - SLR4 2.5/5.0GB and SLR5 4.0/8.0GB

Capstan Motor System

The capstan motor speed is controlled by an analog servo and monitored by the microcomputer. Pulse modulation of the motor voltage is used in order to reduce power dissipation in the motor drive electronics.

Head Positioning System

The head is moved up and down with a double-screw ("worm-gear") system, controlled by a stepper motor. The microcomputer supplies the pulses to the stepper motor. The microcomputer is also able to detect either the edge of the tape or the edge of the reference signals by employing the tape edge sensor electronics.

The Write/Read/Erase Head

The head has two recording channels designed for serpentine recording. Each channel contains a write and a read section. When writing, the Drive runs a read-while-write check to verify the recorded data. The head also has a full-width erase bar that erases all the tracks on the tape each time the Drive starts writing from Track 0.

Sensor System

The EOT (End of Tape), the BOT (Beginning of Tape), the LP (Load Point), the EW (Early Warning) and the Tape ID holes in the tape are detected by the Mainboard microprocessor using the Tape Hole Sensor circuit. The detection system includes a sophisticated, synchronously clocked hardware system to avoid malfunction and tape run-out.

The Write Circuit

This circuit performs the actual writing on the tape. Information about the data to be written is received from the Write Sequencer.
The write circuit adapts itself to the type of tape used.

NOTE:
Use QD9400 media for QIC-4GB. Use only DC9200 tape cartridges with at least 950 feet tape length or equivalent when writing the QIC-2GB tape format. Use DC 9100 tape cartridges or equivalent when writing QIC-1000, and DC6320 or DC6525 type tape cartridges *only* when writing QIC-525 tape format. When writing QIC-120 and QIC-150, DC6150 tapes or equal should be used.
The stated capacity is based upon a drive performing continuous streaming, a good quality tape with no more than 0.2 % rewrites and an effective tape length of at least 950 feet.
A system not meeting these requirements will achieve less than the specified 2 Gbyte capacity.

The Read Circuit

The Read Circuit detects each flux transition from the read head and converts it to a digital pulse. Automatic Gain Control (AGC) is used to reduce the effect of the output variations from one cartridge to another. The Read Gain is automatically set to match the actual performance of each cartridge.

The Data Separator

This circuit generates the Read Clock and the Read Data pulses. A phase locked loop is used to track the Instantaneous Speed Variation (ISV) of the tape.

The MicroComputer Unit

The microcomputer controls and drives the operation seen from the user interfaces.
The microcomputer uses its data and address-bus to communicate with the digital circuit, and the SPI (Synchronous Pheripheral Interface) to some of the logical circuits.

The SCSI Controller, Error Correction (ECC), DMA and Tape Controller

This is a Tandberg Data ASIC controlling the buffer and the DMA-channels between the digital control circuits. It also handles the error correction code (ECC).
The ASIC is also controlling the Read and Write encoding/decoding between the data-buffer and the read/write circuits.
The SCSI Controller is a part of the ASIC, and handles both the SCSI control functions and the bus-drivers and receivers.

SLR4 2.5/5.0GB and SLR5 4.0/8.0GB Only

The Data Compression Chip

The data compression chip encodes data into a more compact form using a proprietary Lempel-Ziv compression algorithm standadized by QIC. This algorithm is known as ALDC Adaptive Lossless Data Compression. Typical compression ratio is 2.5 : 1.

2.5. Interface to Host

The interface to the Host conforms with the SCSI-1 and SCSI-2 standards. Communication between the Drive and the host system is undertaken via a 9-bit bidirectional bus and nine bidirectional control lines.
The Drive accepts commands from the Host. The Host may read the Drive status by asking for the transfer of special status bytes from the Drive. See Chapter 9 for a complete list of available commands. During read and write operations, the data bytes are transferred via the Host Bus. The transfer of each data byte is supervised by the control lines in a handshake operation to minimize timing burden on the host controller.
For a detailed description of the hardware and software interface to the Host, see Chapters 8 and 9.

3. Product Specifications

This section contains a comprehensive set of specifications for the Drives.

3.1. Mechanical Dimensions and Weight

Standard drive mounting — Fits in 5.25-inch, half-height ("slim-line") enclosures for diskette or disk drives. Standard mounting holes for half-height drives.

Max. dimensions — 44 x 150 x 218 mm (1.732" x 5.905" x 8.583")

Weight — 1.1 kg (2.4 lbs)

See Section 4.1 for mounting details and mechanical drawings.

3.2. Power Requirements

		Sleep Active		Motor Start-Up		Motor at 120 ips Write/Erase	
		+5 V	+12 V	+5 V	+12 V	+5 V	+12 V
TDC 3820 MK2/	Typ.	400 mA	0.15 A	500 mA	3.3 A	500 mA	0.9 A
SLR3 1.2GB/- SLR4 2.5GB/ SLR5 4GB	Max.	600 mA	0.3 A	700 mA	4.5 A	700 mA	2.0 A
SLR4 2.5/5.0G/- SLR5 4.0/8.0GB	Typ.	500 mA	0.15 A	650 mA	3.3 A	650 mA	0.9 A
	Max.	750 mA	0.3 A	850 mA	4.5 A	850 mA	2.0 A



Typical current curve for the +12 V power supply
during capstan-motor start-up (70.9 ips)

Voltage variations	+5 V ± 5 % +12 V ± 10 %	Including ripple Including ripple (No restrictions on the turn-on sequence)
Ripple on +5 V and +12 V	Maximum 200 mV	Peak-to-peak, related at 1 ohm internal power supply resistance
Power dissipation	3.5 W 15.0 W	Motor not running Typical, motor running with cartridge inserted

3.3. Environmental Specifications

The following definitions are used in this section:

Operating The unit is unpacked and power is turned on.

Storage The unit is unpacked and power is turned off.

Transport The unit is packed in original package as when ready for shipment from factory.

3.3.1. Temperature and Relative Humidity

Mode	Temperature (°C)	Rel. Humidity (%)
Operating *)	+5 – +45	20 – 80
Storage	-30 – +60	10 – 90
Transport	-30 – +60	10 – 90

NOTE *) :
In operating mode these figures are limited by the media. Due to additional heating coming from internal friction in the cartridge, the maximum surrounding temperature should not exceed 40°C in order not to violate the maximum temperature rating for the tape cartridges which is 45°C. Maximum Wet Bulb temperature is 26°C operating. (See figure below and IMPORTANT-notice in Chapter 5. Data Reliability).



Drive temperature and humidity limits, operating

3.3.2. Temperature Variation

Operating Maximum 10°C per hour, non-condensing

3.3.3. Atmospheric Pressure

Operating 53 - 106 kpa [maximum altitude 4 000 m (13 000 ft)]
Storage 15 - 106 kpa [maximum altitude 13 000 m (40 000 ft)]
Transport 15 - 106 kpa [maximum altitude 13 000 m (40 000 ft)]

3.3.4. Vibration

Test method EC-68-2-6

Mode	Frequency	Peak Displacement	Acceleration
Operating	5 - 60 Hz 60 - 500 Hz	0.035 mm ±10 % -	- 0.5 G
Storage	5 - 58 Hz 58 - 500 Hz	0.150 mm ±10 % -	- 2.0 G
Transport	5 - 12 Hz 12 - 500 Hz	3.5 mm ±10 % -	- 2.0 G

3.3.5. Impact and Shock

Topple Storage Lifted 50 mm and allowed to fall on to each of the four bottom edges and corners. (Horizontal position see section 4.1). (IEC-68-2-31).

Shock Transport Lifted 1.0 m for “single-pack” and 0.6 m for “10-pack”, and allowed to fall freely on to a hard, rigid surface Fall sequence includes all 6 sides and the most critical edge and corner. (IEC-68-2-32).

Shock Storage 500 m/s^2 (50 g), Half sinewave, 11 ms duration. (IEC-68-2-27).

Shock Operating TDC 3820 MK2/-SLR3 1.2GB 100 m/s^2 (10 g), Half sinewave, 11 ms duration.

Shock Operating TDC SLR4 2.5GB/-SLR4 2.5/5.0GB/-SLR5 70 m/s^2 (7 g), Half sinewave, 11 ms duration.

3.4. Product Performance Specifications

3.4.1. Audible Noise

50 dB $\overline{\text{LpA}}$ according to ISO7779 : 1988 measured at a distance of 1 m.

3.4.2. EMC Emission - Radiated Electromagnetic Interference

The Drive complies with the following:

* EN55022/1987 (CISPR 22/1985) Class B
* EN55022/1987 Class B with amendments of Amtsblatt No. 61/1991, Vfg. 243 and Amtsblatt No. 6/1992, Vfg. 46
* FCC Rules and Regulations Part 15, Subpart B, Class B

(The Drive mounted in a test cabinet).

3.4.3. EMC Immunity - Susceptibility to Electromagnetic Field

The Drive complies with:

* Generic immunity standard EN 55082-1

An electromagnetic field of 10 V/m will not cause any functional disturbance. *(The Drive mounted in a test cabinet).*

3.4.4. EMC Immunity - Susceptibility to Electrostatic Discharge

The Drive complies with:

* Generic immunity standard EN 55082-1

The Drive, operating in any mode, will not have any hard errors at or below:

* 6 kV at contact discharge, or
* 8 kV at air-gap discharge

(The Drive mounted in a test cabinet).

3.4.5. EMC Immunity - Susceptibility to Electrical Fast Transient/Burst

The Drive complies with:

* Generic immunity standard EN 55082-1

Electrical fast transient/burst on data cables of 2 kV will not cause any functional disturbance. *(The Drive mounted in a test cabinet).*

3.4.6. EMC Immunity - Susceptibility to Radio Frequency Common Mode

The Drive complies with:

* Generic immunity standard EN 55082-1

Radio frequency common mode of 10 V/m will not cause any functional disturbance.

(The Drive mounted in a test cabinet).

3.4.7. EMC Immunity - Susceptibility to Surge Transients

The Drive complies with:

* Generic immunity standard EN 55082-1

Surge transients on AC-power ports of 0.5 kV in differential mode and 1 kV in common mode will not cause any functional disturbance.

(The Drive mounted in a test cabinet).

3.4.8. EMC Immunity - Susceptibility to Voltage Dips and Interruptions on AC-power Parts

The Drive complies with:

* Generic immunity standard EN 55082-1

Voltage dips (10 ms/30 % and 100 ms/50 %) and voltage interruptions (5 000/> 95 %) will not cause any functional disturbance.

(The Drive mounted in a test cabinet).

3.4.9. Safety Standard

The Drive complies with:

* EN60950/IEC 950
* UL 1950
* CSA C22.2 - 950M 1989

3.4.10. Mean Time to Repair

The Drive has a MTTR of less than 0.5 hrs. The MTTR is based on exchange of complete module assemblies. The head assembly can be exchanged in the field without the use of special alignment tools.

3.5. Product Reliability

The predicted reliability of the Drives must be expressed in two parts that will cover the expected random Mean Time Between Failures (MTBF) for the electronics based on the Power On Hours (POH) and the Mean Time to Failure (MTTF) for the mechanical parts based on the POH *and* the Duty Cycle.

3.5.1. Electronics MTBF

The predicted MTBF has been calculated using:
Bellcore Reliability Prediction Procedure for Electronic Equipment, Issue 4. September 1992.

This gives a value for the "mature" MTBF for POH of 170.000 hours.

The actual "mature" MTBF for the electronics part, based on field experience of similar equipment, is expected to be a factor of between 4 and 5 times higher than that predicted by the model. This means that the MTBF will most probably lie in the range 300.000 POH and upwards. It is not possible to be more precise with these predictions, as the actual conditions under which the Drive is used is not under Tandberg Data ASA's control and may vary significantly from one customer to another.

Predicted, Actual "Mature" MTBF

> 300.000 POH

Important Notice!
The MTBF value is dependent of correct handling (f. ex.: ESD protective measures are used), installation and use of the Drive by the system installer/designer.

3.5.2. Mechanics MTTF

The failure rate for these parts is related to how often the Drive is actually used. In the case of the most critical components which are the head and the capstan motor, the reliability is specified as the Mean Time to Failure (MTTF) based on the POH and the Duty Cycle. The MTTR-values are not accumulative as the wear takes place in parallel.

Head Life Time

> 5.000 POH at 100 % Duty Cycle (see NOTES 1 and 2)
> 50.000 POH at 10 % Duty Cycle (see NOTES 1 and 2)

Motor Life Time

> 10.000 POH at 100 % Duty Cycle (see NOTE 2)
> 100.000 POH at 10 % Duty Cycle (see NOTE 2)

Door Open/Close

> 15.000 open/close cycles

NOTE 1:
This figure is based on using DC9100 tapes. See also Section 3.6.3. and Important notice in Chapter 5. Data Reliability!

NOTE 2:
Streaming operation, NOT extensive start/stop operations.

3.5.3. Useful Life Cycle

This is the period during which the Drive is serviceable either by adjustment or replacement of defective parts. In the case of the mechanical parts, replacements must be expected as soon as the life-time is approached (see 3.5.2). This will depend on the actual usage of the Drive in each case.

Useful Life Cycle > 10 years

3.6. Functional Specifications

3.6.1. Media

Suggested types of media

DC6150	183 m (600-foot), cert. for 12 500 frpi - QIC-120/150
DC6320	183 m (600-foot), cert. for 20 000 frpi - QIC-525
DC6525	311 m (1020-foot), cert. for 20 000 frpi - QIC-525
Magnus1.0/DC9100	232 m (760-foot), cert. for 45 000 frpi - QIC-1000
Magnus2.5/DC9250	289 m (1200-foot), cert. for 50 800 frpi - QIC-2GB
QD9400	457 m (1500-foot), cert. for 62 000 frpi - QIC-4GB

... or equivalent tapes from other manufacturers.

NOTE:
See ***Important*** notice in Chapter 5. Data Reliability about tape/environmental temperature and humidity restrictions.

3.6.2. Head Specifications

Head type
2-channel read-after-write for serpentine recording. Full width erase bar. Ferrite cores.

Write head width
0.1778 mm ±0.0038 mm (0.007" ±0.0015")

Read head width TDC SLR4 2.5GB/-SLR4 2.5/5.0GB
0.0762 mm ±0.0038 mm (0.0030" ±0.00015")

Read head width TDC 3820 MK2/-SLR3 1.2GB
0.0890 mm ±0.0038 mm (0.0035" ±0.00015")

Read head width SLR5 Series
0.0635 mm ±0.0038 mm (0.0025" ±0.00015")

Erase head
Full tape width erase bar. All tracks are erased when writing from BOT on Track 0.

Alignment error between read and write sections
Maximum 0.0127 mm (0.0005")

Azimuth, Read/Write Gaplines - not Erase
≤ 7 minutes-of-arc

Zenith, Read/Write Gaplines - not Erase
< 15 minutes-of-arc

Head Life Time
> 5.000 hrs.

3.6.3. Tape Movement

Type of operation Streaming

Tape speed

Format	TDC 4000 Series Drives	SLR5 Series Drives
QIC-24/120/150:	2.44 m/s (96 ips)	2.44 m/s (96 ips)
QIC-525:	3.05 m/s (120 ips)	3.05 m/s (120 ips)
QIC-1000:	1.35 m/s (53.3 ips) or 2.03 m/s (80 ips)	2.7 m/s (107 ips) or 1.35 m/s (53.3 ips)
QIC-2GB:	1.8 m/s (70.9 ips)	2.4 m/s (94.4 ips)
QIC-4GB:		1.93 m/s (76 ips)

Tape speed variation

Short term (1 byte): ±6 % with cartridge inserted
Long term (512 bytes): ±2 % with cartridge inserted

Start/stop time

[@ 2.03 m/s (80 ips)]:	Start time typical:	250 ms
	Stop time typical:	150 ms
[@ 1.798 m/s (70.9 ips)]:	Start time typical:	200 ms
	Stop time typical:	150 ms
[@ 1.355 m/s (53.33 ips)]:	Start time typical:	200 ms
	Stop time typical:	100 ms
[@ 1.93 m/s (76 ips)]:	Start time typical:	200 ms
	Stop time typical:	150 ms
[@ 3.05 m/s (120 ips)]: (See figure)	Start time typical:	350 ms
	Stop time typical:	250 ms
[@ 2.40 m/s (95 ips)]:	Start time typical:	300 ms
	Stop time typical:	200 ms
[@ 2.44 m/s (96 ips)]:	Start time typical:	300 ms
	Stop time typical:	200 ms
[@ 2.70 m/s (107 ips)]:	Start time typical:	325 ms
	Stop time typical:	220 ms



Typical curves for tape speed during start/stop operations (120 ips)

3.6.4. Recording Specifications

Recording method

NRZ1 (NON-RETURN to ZERO, change on ONEs) with data encoded according to the 0,2 GCR rules.

Recording density

QIC-24:	315 data bits per mm (8 000 data bits/inch)
QIC-120/150:	394 data bits per mm (10 000 data bits/inch)
QIC-525:	630 data bits per mm (16 000 data bits/inch)
QIC-1000:	1417 data bits per mm (36 000 data bits/inch)
QIC-2GB:	1600 data bits per mm (40 640 data bits/inch)
QIC-4GB:	1952 data bits per mm (49 600 data bits/inch)

Maximum flux density

QIC-24:	Maximum 394 ftpmm (10 000 ftpi)
QIC-120/150:	Maximum 492 ftpmm (12 500 ftpi)
QIC-525:	Maximum 788 ftpmm (20 000 ftpi)
QIC-1000:	Maximum 1772 ftpmm (45 000 ftpi)
QIC-2GB	Maximum 2000 ftpmm (50 800 ftpi)
QIC-4GB:	Maximum 2441 ftpmm (62 000 ftpi)

Block size

QIC-24/120/150:	512 data bytes
QIC-525/1000/2GB:	1024 data bytes

Nominal overhead per block

QIC-24:	19.5 bytes (Preamble 12, Byte Marker 1, Block Addr. 4, CRC 2 and Postamble 0.5)
QIC-120/150:	23.5 bytes (Preamble 16, Byte Marker 1, Block Addr. 4, CRC 2 and Postamble 0.5)
QIC-525:	50 bytes (Preamble 40, Byte Marker 1, Block Addr. 4, CRC 4 and Postamble 1)
QIC-1000/2GB:	59.5 bytes (Preamble 49.5, Byte Marker 1, Block Addr. 4, CRC 4 and Postamble 1)
QIC-4GB:	78 bytes (Preamble 68, Byte Marker 1, Block Addr. 4, CRC 4 and Postamble 1)

Write procedure

Writing always starts from the beginning of Track 0, except when the Host tells the Drive to start writing from the last block recorded.
All tracks are erased when writing from BOT on Track 0. Tracks are written in an evenly rising order, i.e. 0, 1, 2 etc.
If QFA is implemented, writing may either commence from Track 45 (QIC-4GB), Track 41 (QIC-2GB), Track 29 (QIC-1000), Track 25 (QIC-525) or Track 0.

Read procedure

Reading always starts from the beginning of Track 0 and is performed in an evenly rising order, i.e. 0, 1, 2, etc.

Data transfer rate

The measurements are performed using a stop-watch and timing the MB-counter on the Enterprise screen. Each measurement is repeated 5 times with varying amounts of data, and the average transfer rate computed. Enterprise ver. 4.33 is run on a 486/33 PC using an Adaptec 1542 SCSI card. A WriteF(ixed block) command is executed with default (512 bytes) block size. All measurements are taken within one physical track.
In cases where the Drive measured is data compression capable, the data compression is turned off.

Drive Type	SLR1	SLR2	SLR3	SLR4	SLR4-DC	SLR5
Transfer Rate	84.8 KB/s	199 KB/s	197 KB/s	296 KB/s	280 KB/s	387 KB/s

3.6.5. Data Error Rate Definitions

Based upon QIC-2GB tape format using DC9100 tape cartridges or equivalent media under normal environmental conditions (50% rel. hum., +25°C, continuous streaming, no vibration or shock).

The various types of error rates can be divided into *four* or *five* different categories:

1) Hard Write Error Rate
2) Rewrite Error Rate
3) Soft Read Error Rate
4) Hard Read Error Rate

5) Raw Read Error Rate (only for formats with built-in ECC, see below)

In addition to this we discuss *two* main categories based on the type of drive involved:

1) Formats without built-in ECC
2) Formats with built-in ECC

NOTE:
The data error rate may be affected when the Drive is used under other conditions than normal office environmental conditions. Errors may occur more often when the environmental conditions deviate from this on temperature, humidity or cleanliness.

3.6.5.1. Formats Without Built-in ECC

Hard Write Error Rate

This number deals with the situation where the Drive cannot write a block correctly after a maximum of 16 retries.
The **Hard Write Error Rate** is expressed in the number of occurrences of this situation; divided by the total number of blocks recorded.

Rewrite Error Rate

This number deals with the situation where the Drive rewrites a block determined to be bad during the Read-While-Write control.
The **Rewrite Error Rate** is expressed as the total number of (different) rewritten blocks; divided by the total number of blocks recorded.

Soft Read Error Rate

This number deals with the situation where the Drive must perform one or several new read operations (as part of a read/retry sequence) on a block during a read-only mode.
The **Soft Read Error Rate** is expressed as the total number of (different) re-read blocks; divided by the total number of bits read.

NOTE:
The soft error rate counts on block numbers. According to this, the Soft Read Error Rate does not depend on how many times a block is re-read.

Hard Read Error Rate

This number deals with the situation where the Drive fails to read a block correctly after passing through the complete read/retry procedure.
The **Hard Read Error Rate** is expressed as the total number of blocks that cannot be read correctly after the complete read/retry sequence has been executed; divided by the number of bits read.

NOTE:
A Read error is *not* defined as “hard” until the operator has executed a head-cleaning operation, a complete retension cycle and a new (failing) Read operation when the Read operation fails on the same block.

3.6.5.2. Formats With Built-in ECC

Hard Write Error Rate

Same definition as for formats without built-in ECC.

Rewrite Error Rate

Same definition as for formats without built-in ECC.

Soft Read Error Rate

The same definition as for formats without built-in ECC. However, the error rate now reflects the number of blocks which requires either *one or more read/retry sequences* or *an ECC operation or both* in order to be read correctly.

Hard Read Error Rate

In principle the same definition as for formats without built-in ECC. However, the definition of a block with a hard error is now changed to a block which cannot be read correctly after a complete read/retry sequence has been executed *and additionally cannot be corrected by using ECC*.

NOTE:
A Read error is *not* defined as "hard" until the operator has executed a head-cleaning operation, a complete retension cycle and a new (failing) Read operation when the Read operation fails on the same block.

An additional 5th category of error rates is considered for ECC equipped drives:

Raw Read Error Rate

This number deals with the amount of blocks which cannot be read correctly *without using ECC* even after a complete read/retry sequence has been performed. This number will be the same as the *Hard read Error Rate* for a format *without ECC*.

3.6.5.3. Data Error Rates

	Hard Write Error Rate	Rewrite Error Rate	Soft Read Error Rate	Raw Read Error Rate	Hard Read Error Rate
QIC-24	–	–	10^{-8}	–	10^{-11} (NOTE 1)
QIC-120/150 without ECC	NOTE 2	0.7 %	10^{-8}	–	10^{-11}
QIC-525	NOTE 2	0.9 %	–	3×10^{-9}	10^{-15} (NOTE 3)
QIC-1000	NOTE 2	0.9 %	–	3×10^{-9}	10^{-15} (NOTE 3)
QIC-2GB	NOTE 2	0.9 %	–	3×10^{-9}	10^{-15} (NOTE 3)
QIC-4GB	–	–	–	3×10^{-9}	10^{-15} (NOTE 3)

NOTES:

1) Most QIC-24 drives used 10^{-10} as the specified Hard Error Rate. The 10^{-11} specified above assumes a tape which has been recorded to meet the 10^{-11} Hard Read Error requirements.

2) The Hard Write Error Rate will be a function of factors such as operating environment, head cleaning intervals, tape changing intervals etc.
Based upon the specified, defective density of the DC6150, DC6525 and DC9100 tapes for QIC-525, QIC-1000, QIC-2GB and QIC-4GB formats, the Hard Write Error Rates are 10^{-34}, 10^{-32}, 10^{-30} and 10^{-30} respectively. These figures assume independent Write errors. Systematic errors due to debris on the head surface, long scratches on the tape etc. are *not included*.

3) The specified Hard Read Error Rates for the formats with ECC assume independent errors.

3.6.6. Storage Capacity (Uncompressed)

QIC-24:	137 m (450-foot) tape:	45 MBytes *
	169 m (555-foot) tape:	55 MBytes *
	183 m (600-foot) tape:	60 MBytes *
QIC-120:	183 m (600-foot) tape:	125 MBytes *
QIC-150:	183 m (600-foot) tape:	155 MBytes *
QIC-525:	183 m (600-foot) tape:	320 MBytes *
QIC-525:	311 m (1020-foot) tape:	525 MBytes *
QIC-1000:	232 m (950-foot) tape:	1200 MBytes *
QIC-2GB:	289 m (1200-foot) tape:	2500 MBytes *
QIC-4GB:	457 m (1500-foot) tape:	4000 MBytes *

* Assuming typical tape-error performance and continuous streaming

3.6.7. Head Moving Mechanism

Type of mechanism

Double-screw (worm-gear) mechanism controlled by a stepper motor.

Head movement per step

0.005 mm (0.0002") per step, non-accumulating.

Tolerance on maximum operating head travel:
0.03 mm (0.0012") maximum.

Number of steps between adjacent tracks

QIC-24:	Nominally	122 steps
QIC-120:	Nominally	81 steps
QIC-150:	Nominally	68 steps
QIC-525:	Nominally	46 steps
QIC-1000:	Nominally	40 steps
QIC-2GB:	Nominally	28 steps
QIC-4GB:	Nominally	25 steps

3.6.8. Capstan System

Type of capstan motor

High-efficiency, brushless DC motor.

Servo system

Analog servo-system with crystal controlled, digital reference; monitored by the microprocessor.

Capstan tachometer

Hall IC outputs with 48 transitions (24 pulses) per revolution.

3.6.9. Tape Sensor System

BOT/EOT sensor

Solid state infrared transmitter and receivers. Synchronous transmitter/receiver system (digital synchronous demodulation) and digital, low-pass filtering in the microprocessor firmware for noise suppression.

Cartridge sensor

Mechanical

Write protect sensor

Mechanical

3.6.10. Electronics

Basic design

One microcomputer (68HC11F1) for drive- and formatting control, one ASIC *(Application Specific Integrated Circuit)* for buffering, ECC-control, formatting and drive-functions. In addition the ASIC contains a SCSI Controller for bus-control. Another ASIC is controlling capstan and stepper motor, write current and other analog functions.
Alignment of the Read- and Write channels with A/D and D/A converter. Automatic alignment for each new tape cartridge during Read- and Write operations.

Read clock

Programmable, phase-locked loop

Read/Write buffer capacity

256 KBytes with parity

3.6.11. QIC-154 Compatibility (SLR5 4.0/8.0GB and SLR4 2.5/5.0GB Only)

The SLR4 2.5/5.0GB is compatible with the QIC-154 development standard describing how data is compressed before being written to the tape. All compression and decompression must strictly follow this algorithm. The figure below illustrates briefly the data-flow through compression and ECC generation before it is written to the tape in the normal QIC-2GB or QIC-4GB manner:



Unlimited data-stream from Host to SCSI-controller

Maximum 32 KByte data bursts transferred from the SCSI-controller to the compression chip

Compressed data with 10-byte header for every Compression Block Group

Compressed data is filled into normal blocks in buffer

2 ECC-blocks inserted for every 14th data-block – ECC-frame equals 16 blocks

42 tracks recorded serially in 1024-byte physical blocks on tape

3.6.11.1. Adaptive Lossless Data Compression (ALDC)

Adaptive Lossless Data Compression (ALDC) is a process of encoding a body of digital data into a smaller representation from which the original can be subsequently reconstructed. The algorithm is adaptive in the way that it adjusts to the type of data to be compressed - to achieve maximum compression ratios over a wide range of data sources. If the data can always be reconstructed exactly without any distortion or loss of information, the process is termed “lossless”. This is in contrast to “lossy” compression used in some graphics applications and fax-machines where some of the original information is lost (in order to achieve higher compression). Lossless data compression has applications wherever digital data is processed, transmitted, or stored.

Two major benefits of data compression are listed below:

- Increased data storage capacity: Digital data can be compressed before it is written to disk, magnetic tape, etc. The use of data compression can significantly increase the storage capacity of the system. The data is decompressed when it is retrieved.

- Increased data transmission throughput: Digital data can be compressed before it is transmitted from one module to another. The transmission system can be modem, microwave, network cabling, microprocessor buses, as well as the interface to digital storage devices. Increased data transfer rates can lead to significant increases in overall system speed.

3.6.11.2. Compression Performance Results

Data Throughput and Data Compression Ratio

The two most important performance measures for the ALDC algorithm are data throughput and data compression ratio. Throughput performance is measured as the data rate that can be sustained at the uncompressed side of the ALDC chip (i.e. the host device side). This data rate is primarily dependent upon the compression ratio with some minor dependency upon the data pattern. The actual throughput values are dependent on the data being compressed or decompressed and the associated compression ratios. The worst-case-throughput occurs when the input data is completely random and as a result is expanding. In any case, the data rate that can be sustained at the Host side can be calculated by multiplying the *data rate of the compressed data* going onto the tape with the *compression ratio*.
Typical compression ratios are 2 : 1 to 3 : 1. Hence, the SLR4 2.5/5.0GB will give typical data rates of 2 x 300 KB/s = 600 KB/s and 3 x 300 KB/s = 900 KB/s at the Host side. These data rates must be sustained to keep the Drive streaming.
The SLR5 4/5GB Drive has a non-compressed data rate of 400 KB/s. The compressed data rates will be 800/1200 KB/s respectively.



Compression ratios for typical personal computer files

The second performance measure is the data compression ratio for various data types. This is the ratio of the size of the record before compression divided by the size after compression. The compression ratio depends on the amount of redundancy in the data and varies widely with the type of data. Truly random data contains no redundancy and as a result cannot be effectively compressed. In the case of compression applied to random data, the data will expand approx. 12.5% and the “compressed” data will contain more bytes than the input data.

The performance of the ALDC algorithm was measured by compressing real user files. The chart shown above is a summary of the compression ratios achieved by the ALDC algorithm on typical personal computer files. Bitmapped image files often contain regions of solid color (high redundancy) and are not very compact by their nature. As a result this type of file typically has a very high compression ratio. On the other hand, binary files (object code and executable programs) are much more compact and random in nature. These typically compress poorly.

4. Mounting Specifications

4.1. General Mounting Information

Mounting Positions

Recommended mounting position is either horizontal with the indicator to the left, or vertical with the indicator down. The Drive must not be mounted in such a way that the cartridge is operated upside down.

IMPORTANT!
It is of the utmost importance to observe that the aluminum chassis is not bent or twisted in any way when tightening the mounting screws!

Mechanical Dimensions

The Drive occupies a half-size 5.25-inch slot with two standard holes for 3 mm mounting screws on both sides of the Drive chassis.
In addition, four 3 mm standard mounting holes are located at the bottom of the Drive (drive mounted horizontally).

See Figure 4.1 for the mechanical dimensions of the Drive. Make sure to leave sufficient external free space to obtain easy open/close operation of the front door when mounting the Drive.

Dimensions are in mm. (Dimensions inside brackets in inches).

General tolerances: +/-0.5 mm (+/-0.02")



Figure 4.1 Drive Mounting Details (European Projection)

Mounting Screw Requirements

- Only M3 (metric) screws must be used for mounting the Drive
- Maximum permitted screw depth is: 6.0 mm
- Minimum required screw depth[1)] is: 4.0 mm
- Screw torque, mounting screws: 0.9 Nm
- Recommended screw length [2)] :
  - For mounting bracket thickness between 0 and 2.0 mm, screw length = 6.0 mm

NOTES:
1): "Screw depth" = The penetrating depth of the screw into the Drive chassis.
2): "Screw length" = Screw depth + bracket thickness.

CAUTION!
To prevent the screws from penetrating too deeply into the Drive and thereby cause damage, it is of the utmost importance that the recommended screw length specification is followed. Damage caused by use of inappropriate screw and bracket/mounting combinations void any warranty claims!

Cable Lengths

The maximum cable length from the Drive to the host-interface is 6 meters (20 feet). However, to increase system noise immunity, the cables should be kept as short as possible.

Power Connector

The power connector is AMP 174804-1 or equivalent. The mating connector is AMP 1-480424-0 or equivalent.

Chassis Grounding

The Drive-chassis must be grounded to the system-chassis through the mounting screws or by using the "fast-on" connector at the rear of the Drive, see Figure 4.2.
Correct grounding of the chassis is important to reduce radiated electromagnetic interference, and for electrostatic discharge (ESD) protection. If the Drive-chassis is *NOT* connected to the system-chassis, a Drive built-in resistor of 270 Kohm can be used to drain off the charges via the signal ground to chassis ground, provided that the signal ground is connected to the system-chassis.
However, Tandberg Data ASA takes no responsibilities for damages which may occur if secondary arcing takes place to the drive Mainboard. An insulation voltage is *NOT* specified.

Chassis Connection to the SCSI-bus Signal Ground

To avoid multiple, internal ground loops, the system must have only one, common point between the chassis and the signal ground. This is normally chosen where the external SCSI-bus connector is located. The DC power supply returns must therefore *NOT* be connected to the chassis. In the event of an electrostatic discharge, secondary arcing is prevented if the signal ground follows the chassis potential.

IMPORTANT!
As system-mounting and grounding are outside our control, Tandberg Data ASA cannot be held responsible for any problems due to systems not meeting the relevant testing standards.



Figure 4.2 Rear View of the SLR™ (TDC 4000) Series Drive

4.2. Strap Setting/Selecting Drive Number

Most of the TDC 4200 options are controlled by the EEPROM and NOT by using the selection straps at the rear of the Drive. These options will be described in the Software Interface part of this manual.
Only the functions and options which are impractical to handle in this way are controlled by strap settings. The “multi-function” jumper field located at the Drive’s rear end (see Figure 4.3) supports the following functions:

- **Selection of Drive number**
- **Enabling/Disabling of the Parity Check**
- **Test-pins for internal, manufacturing use only**
- **Serial communication for adjustments and tests**
- **Test selection**

The layout of the jumper/strap connector is shown below:



Figure 4.3 Layout of the Service Port

4.2.1. Selecting Drive Number

The factory default drive number setting is Drive 0. If the Drive has to be set up as a different unit number, the straps have to be connected to ground according to the following table (Strap connected = CLOSED):

TEST	SEL2	SEL1	SEL0	Meaning
OPEN	OPEN	OPEN	OPEN	Select Drive 0
OPEN	OPEN	OPEN	CLOSED	Select Drive 1
OPEN	OPEN	CLOSED	OPEN	Select Drive 2
OPEN	OPEN	CLOSED	CLOSED	Select Drive 3
OPEN	CLOSED	OPEN	OPEN	Select Drive 4
OPEN	CLOSED	OPEN	CLOSED	Select Drive 5
OPEN	CLOSED	CLOSED	OPEN	Select Drive 6
OPEN	CLOSED	CLOSED	CLOSED	Select Drive 7

4.2.2. Enable/Disable Bus Parity Checking



The Drive Parity Checking is enabled/disabled by means of a strap between the PARI-pin and GND (Ground).

4.2.3. External SCSI-bus Termination

Since most data cartridges only are specified up to 45°C, we recommend that the bus termination option inside the Drive is NOT used as this will cause unnecessary heat dissipation inside the Drive.
To avoid this, the TDC 4200 Drive must be placed between other SCSI-devices on the SCSI-bus. However, if this is not possible, we suggest that the bus is terminated with a special flat-ribbon bus terminator which can be mounted at the end of the cable.

IMPORTANT!
Remember to remove the three single-in-line resistor networks inside the Drive when the Drive is NOT mounted at the end of the SCSI-bus or when external SCSI-bus termination is used!

4.2.4. Serial In/Out Communication



The IN and OUT signal pins are used to connect the Drive to certain test tools. In particular the serial communication is used for adjusting the Drive with the *TDT 4120 BIRD Test System*.

4.2.5. Test Functions



The Drive has several test functions that can easily be started by setting up a specific code on the select straps (SEL0 - SEL2), and by grounding the TEST-pin during drive power-up. The coding is as follows:

TEST	SEL2	SEL1	SEL0	Meaning
CLOSED	OPEN	OPEN	OPEN	Burn-In
CLOSED	OPEN	OPEN	CLOSED	Selftest 2
CLOSED	OPEN	CLOSED	OPEN	Reserved
CLOSED	OPEN	CLOSED	CLOSED	Reserved
CLOSED	CLOSED	OPEN	OPEN	Reserved
CLOSED	CLOSED	OPEN	CLOSED	ERASE FWD/REV
CLOSED	CLOSED	CLOSED	OPEN	WRITE + ERASE FWD/REV
CLOSED	CLOSED	CLOSED	CLOSED	WIND/REWIND

The different tests are described in detail in Chapter 10, Section 10.1.2. The Manually Activated Selftests.

4.3. SCSI-Bus Interface Configuration

Figure 4.6 shows a typical SCSI-bus configuration making use of the Drive. In this system, each peripheral device has either a separate or an embedded interface-controller to make it compatible with the SCSI-bus specifications. The whole bus is connected to the Host via a special interface to allow other host operations while the SCSI-bus is busy.

Temporary Host

In a SCSI-bus system (see Figure 4.4), the Host will activate a particular peripheral device when necessary. However, when needed, one of the other peripheral devices may take over the bus, acting as a temporary host until that particular operation is completed.

NOTE:
The Drive has built-in termination resistor network. This network MUST be REMOVED if the Drive is not mounted in either end of the SCSI-bus cable or if external bus termination is used. See Section 4.2.3.



Figure 4.4 Block diagram of a system with SCSI-bus interface

4.4. Heat Dissipation

The Drive dissipates typically 15 W when running, and 3.5 W in stand-by.

Part of this energy is dissipated in the cartridge itself while the tape is running. As a rule of the thumb, the base-plate temperature of a typical cartridge will increase about 7°C during a run of 27 minutes.

An internal cooling fan is mounted on the capstan motor axle to circulate the air inside the Drive. This will cause a limited air flow, entering the Drive via the fan opening and escaping through the various ventilation holes, see Figure 4.5.



Figure 4.5 Ventilation air flow

The maximum allowed internal temperature in the Drive in operating mode is limited by the media. The specifications for most data cartridges are 5 - 45°C, humidity at 20 - 80 %, and maximum Wet Bulb temperature is set to 26°C. (See also Section 3.3.1).

Care should be taken, when designing a system, to provide sufficient cooling possibilities to meet the cartridge specifications above. It is of course of importance not to terminate the SCSI-bus inside the Drive as this will dissipate unwanted heat inside the drive unit. We recommend that the SCSI Drive is not located in either of the ends of the SCSI-bus cable; in which case NO Drive termination circuitry is required. See Section 4.2.3.
It is also possible to use specially designed bus-terminators on the cable itself.

It should be noted that in some applications it may be necessary to provide forced ventilation.

It is important that the cartridge operating specifications are not violated. Thus, when testing at system level the three following control points are recommended for temperature measurements:

① **The air surrounding the head. (Measure close to the point where the tape touches the head-surface).**

② **The air inside the cartridge. (Drill a small hole in the cartridge's plastic cover and measure the temperature inside the cartridge).**

③ **The cartridge baseplate temperature in a circle of 12.5 mm (0.5") around the center of the Drive's roller pin (= the wheel engaged with the capstan motor when a cartridge is inserted).**

5. Data Reliability

5.1. Summary

This chapter deals with data reliability. It starts with a general introduction including important points for the system designer, and then goes on to describe the algorithm employed during write- and read- operations when errors occur. The important message is that MEDIA ERRORS WILL OCCUR, even in the best designed system, and the SLR™ (TDC 4000) Series Drives are designed to deal with these errors in a very efficient way.

5.2. General Introduction

Data Reliability

Data reliability is a function of many variables such as:

- **Tape and cartridge quality**
- **Head quality**
- **The design of the read- and write-electronics, including read clock circuit**
- **Capstan quality**
- **Capstan motor and servo system**
- **Quality of the mechanical locking system, the cartridge-guides and the head positioning system**
- **Quality of tape handling**
- **Drive mounting in the host chassis**
- **Cleaning and maintenance**
- **Cleanness of the air surrounding the Drive and tape**
- **Quality of the power-supply connected to the Drive**
- **Quality of the way data-errors are treated by the formatter**
- **ECC algorithm**
- **Operating and storage environments**

Features Given Special Attention

The Drive is designed and constructed for optimal quality to ensure a low error rate. Here are some of the features that have been given special attention:

- **The Drive mechanism is mounted on a rigid casting**
- **The locking mechanism ensures that the cartridge always locks in the same position**
- **The head screw (“worm-gear”) system is able to position the head within very narrow tolerances**
- **The write and the read channels incorporate many new signal processing features which improve the recording and reading on marginal tapes**
- **A very sophisticated and intelligent retry-algorithm that includes multistep off-track alignment for reading marginal data blocks**
- **ECC algorithm (QIC-4GB, QIC-2GB, QIC-1000 and QIC-525 formats)**
- **Power shut-down when the tape is not running**
- **Switchable Read Threshold**

Reduce the Possibility of Errors

However, it is very important that the system in which the Drive is to be mounted also is designed to reduce the possibility of errors:

- **Reliable mounting (no vibration)**
- **Good shielding and grounding to reduce influence from external electromagnetic fields**
- **Adequate ventilation**
- **Easy access to the head for cleaning purposes (preferably using the Tandberg Data *Quarter Inch Cleaning Cartridge Kit)***

It is also very important that only high quality tapes are used. When they are not used, the tape cartridges should be stored in a place where temperature and humidity are within specifications. Direct sunlight should be avoided. A new tape or a tape that has been stored for a long time should always be run to EW and rewound to Load Point before the first write/read operation takes place. For best results, it is recommended that a wind/rewind operation is performed on all cartridges immediately after insertion. The Drive can be programmed to do this automatically. Prior to use, a cartridge should be kept for at least 24 hours in climatic conditions similar to those in which the Drive operates.
(See also IMPORTANT-notice in Section 5.5, Cartridge Conditioning).

Industrial Environments

If the Drive has to be used in an industrial environment, certain precautions have to be taken:

- Placr the Drive in the least contaminated area - elevated from the floor
- Apply a filtered enclosure around the Drive, and if possible, place the Drive in an external unit with filtered air
- Keep the drive door closed when not loading
- Load the tape cartridge just prior to use
- Clean the magnetic head according to recommended procedure (See Section 10.4. Preventive Maintenance)
- Store tape cartridges in cover away from contamination or magnetic fields

With all these points in mind, it is important to remember that media errors still occur, even on certified tape. The Drive is designed to handle these errors in the way described in the following paragraphs:

5.3. Write Mode

Data blocks transferred from the Host are written in the same sequence on the tape. There is, however, an exception for the QIC-525, QIC-1000, QIC-2GB and QIC-4GB formats where the data blocks are formatted into frames of 14 data/filemark blocks with two ECC blocks added before writing on the tape. The ECC blocks can be used to correct erroneous data blocks if errors are detected during Read operation.
Data is immediately verified by a read-while-write check. The read channel has stricter acceptance levels during this operation to detect marginal recordings. The Drive will verify that each block has got the correct Block Address, Block Marker and CRC character. The complete block is checked by using the CRC generator.

Checking List

The complete list of data checking is:

- **A CRC check is performed on each data block.**
- **The position of each single flux transition is tested for bit-shift and only accepted if within the QIC-standards.**

- **The Read signal amplitude is monitored and tested to be at least 30 % of the nominal Read amplitude.**
- **All read data is checked against the coding table for GCR encoding. Any deviation from this table is marked as an error.**
- **For every block the Drive verifies (by reading) that the Block Marker and the Block Address is correctly recorded.**

If blocks with errors are detected, the Drive tries to rewrite the bad blocks, up to 16 times if necessary, to eliminate the error. The bad blocks are not marked in any way, and may be detected as good blocks when read later. This procedure is described in detail in Section 6.8.

NOTE:
Due to the narrower read head defined by the QIC-4GB, QIC-2GB and QIC-1000 formats the write operations of QIC-525, QIC-150 and QIC-120 formats cannot include a verification process 100 % in accordance with the specification in these standards with respect to the width of the read head during Read-While-Write (RWW) verification. This can partly be compensated for by increasing the Read Threshold (during verification) above the specified value of the standards. This is implemented in the SLR™ (TDC 4000) Series Tape Drive, where the nominal threshold value is set to 35 % for QIC-525 and to 40 % for QIC-120/150 (compared to the 25 % specified by QIC).
The fact that the QIC-525, QIC-1000 and QIC-2GB formats have a powerful error correction method built into the format itself, significantly reduces any potential problems arising from the difference in the width of the read head during verification. Since the QIC-120 and QIC-150 standards do not have such built-in error correction methods, the user may want to utilize only the read QIC-120/150 capability (and not the write QIC-120/150 capability) of the SLR™ (TDC 4000) Series Tape Drive if a 100 % compatible RWW-verification according to the written standard is a must.

5.4. Read Mode

Retry Procedure

If a bad block is detected during Read operation there are two different operations depending on the tape-format. If Read errors are detected in QIC-24/120/150, the Drive needs to do a retry immediately, following the sequence described below. If the tape format is QIC-525, QIC-1000, QIC-2GB or QIC-4GB, the ECC blocks will be used to correct the faulty block. The ECC blocks are able to correct two corrupted blocks within a frame.
If *three errors* or more are detected within a frame, the Drive has to start the following retry procedure:

- **The Drive tries to read the frame containing the bad block(s) another two times.**
- **If still unable to read the faulty frame, the Drive tries to read it another two times, this time with the head moved a 1/4 track-width off center.**
- **If still unable to read the bad frame, it tries to read the bad frame another two times, this time with the head moved a 1/4 track-width off center in the opposite direction.**
- **If still unable to read the bad frame, this whole procedure is repeated four times, i.e. the total number of Read Retries is 24 times, 8 times in center track position, 8 times in a 1/4 track-width off center position upwards and 8 times in a 1/4 track-width off center downwards.**

- **After 24 Read Retries without success, i.e. without being able to find less than 2 errors in the frame, the Drive stops reading and reports a "Hard error". (Unrecoverable data).**
- **For the QIC-2GB format, the off-center stepping is performed in the same way as described above, though with smaller (finer) steps.**
- **If the Read Retry procedure above succeeds with the head in a 1/4 track-width off center position, reading in this position is continued until End Of Track or until a new Read Retry sequence is started.**

NOTE:
When the Drive reads QIC-525, QIC-1000, QIC-2GB or QIC-4GB formats, it will make a retry procedure on a complete frame. When the retry procedure is performed on QIC-24/120/150, the Drive will search for the specific erroneous block.

Only frames which cannot be read after this procedure (24 retries) are marked as bad frames.

NOTE:
By definition, a "Hard Read Error" occurs only when a frame cannot be read after the following sequence of operation:

- ECC handling (QIC-525 and above)
- 24 rereads
- Head cleaning with the *Quarter Inch Cleaning Cartridge Kit* (or similar cleaning equipment)
- Complete retensioning of the tape
- Another 24 rereads

5.5. Cartridge Conditioning

Conditioning Rules



The achieveable data reliability is depending on the tape and cartridge quality. In order to obtain the lowest error rate possible on a given cartridge, the cartridge should be conditioned according to the following rules before being used:

- **Before use the cartridge shall be conditioned by exposure to the actual operating environments for at least 4 hours. (Refer to Section 3.3.1 for the operating environment specifications).**
- **In Write Mode: Each time the cartridge is inserted in the Drive, the tape should be run one complete end-to-end pass (retension), prior to start of the write operation.**
- **In Read Mode: If an "Unrecoverable Read Error" occurs, the magnetic head should be cleaned, the tape should be run one complete end-to-end pass, and the read operation started once more and fail on the same block before this error is classified as permanently unrecoverable.**

IMPORTANT!
Tape is a very hygroscopic media. If exposed to a high humidity environment over some period, it requires a special procedure to bring a cartridge back to normal humidity condition, even if the humidity level during this "dry-out" period is kept very low.
Please be aware that an environment with a high humidity may not only occur in areas with a natural high humidity, but also in areas with normal or even low humidity.
A typical example may be a cartridge placed in its packaging box and cooled down during transportation. The relative humidity inside the box may increase; and over time affect the relative humidity of the tape itself.
Running high humidity tapes over a long period of time may severely reduce the life time of the drive's magnetic head. It may also drastically reduce the life time of the tape.
If in doubt, always let a cartridge "dry out" outside the packaging box in a normal humidity environment (< 50-65 % rel. hum. at +20°C) for at least 3-4 days prior to use.

6. Track, Tape-format and Encoding Specifications

6.1. Summary

This chapter describes tape format, layout of each track, type of recording, and type of data encoding employed. Information about rewrite operations are included. The tape format conforms with the QIC-24, QIC-120, QIC-150, QIC-525, QIC-1000, QIC-2GB and QIC-4GB standards for data interchange.

Data compression can only be applied when running the SLR4 2.5/5.0GB Drive in QIC-2GB mode, and the SLR5 4.0/8.0GB Drive in QIC-2GB and QIC-4GB modes.
However, data compression is performed on the data stream immediately after receival of data from the SCSI-bus, and does not at all affect track, tape-format or encoding specifications.

QIC-154 describes the data compression and decompression algorithms. QIC-2GB-DC and QIC-4GB describes the layout of compressed and uncompressed data on the tape.

Tape Format Standards

See the following standards:

- The QIC-*24 and QIC-02 Standards, Revision D*
  (Part No. 402732, Publ. No. 5447, Section 3)

- The QIC-*120-DC Standard, Revision F, 20 June 1991*
- The QIC-*150-DC Standard, Revision K, 20 June 1991*
- The QIC-*525-DC Standard, Revision H, 10 March 1994*
- The QIC-*1000-DC Standard, Revision E, 10 March 1994*
- The *QIC-2GB-DC Standard, Revision B, 10 March 1994*
- The *QIC-4GB Standard, Revision A, 19 November 1996*

The SLR™ (TDC 4000) Series Drives read and write the various tape formats according to the following table:

Drive Model	Tape Format	Capacity	Write	Read
SLR5 4.0/8.0GB only	QIC-4GB compressed	8.0 Gbyte	X	X
SLR5 Series Drives	QIC-4GB	4.0 Gbyte	X	X
SLR5 4.0/8.0GB and SLR4 2.5/5.0GB	QIC-2GB compressed	5.0 Gbyte	X	X
SLR5 and SLR4 2.5/5.0GB/ SLR4 2.5GB	QIC-2GB	2.5 Gbyte	X	X
SLR5 and SLR4 2.5/5.0GB/ SLR4 2.5GB/SLR3 1.2GB	QIC-1000	1.2 Gbyte	X	X
All models *)	QIC-525	525 Mbyte	X	X
All models *)	QIC-150	155 Mbyte	X	X
All models *)	QIC-120	125 Mbyte	X	X
All models except the SLR5 series *)	QIC-24	60 Mbyte		X

NOTE *) : All models = SLR5 Series/SLR4 2.5/5.0GB/SLR4 2.5GB/SLR3 1.2GB/ TDC 3820 MK2

6.2. Track Specifications

NOTE:
The illustrations are NOT drawn to the same scale!

The tape is recorded serially on nine tracks (QIC-24), fifteen tracks (QIC-120), eighteen tracks (QIC-150), twenty-six tracks (QIC-525), thirty tracks (QIC-1000) or on forty-two tracks (QIC-2GB format) - one track at a time.
Figures 6.1a, 6.1b, 6.1c, 6.1d, 6.1e, 6.1f and 6.1g show the track numbering for 9, 15, 18, 26, 30, 42 or 46-track recorded tapes respectively.



Figure 6.1a Track layout for the QIC-24, 9-track tape format



Figure 6.1b Track layout for the QIC-120, 15-track tape format

NOTE: The illustrations are NOT drawn to the same scale!



Dimension	Minimum (in.)	Maximum (in.)	Description
D1	0	15	BOT to Start of Reference Burst
D2	3	4	Load Point to End of Track Reference Burst and Start of Preamble on Even Tracks
D3	-	36	Early Warning to End of Data on Even Tracks
D4	1	2	Early Warning to Start of Preamble on Odd Tracks
D5	0.1	4	End of Data to Load Point on Tracks 3, 5, 11 and 13
D6	-	27	Load Point to End of Data on Tracks 1, 7, 9, 15 and 17

Figure 6.1c Track layout for the QIC-150, 18-track tape format



Dimension	Minimum (in.)	Maximum (in.)	Description
D1	0	15	BOT to Start of Reference Burst
D2	3	4	LP or EW to Start of Valid data (or Frame) area - plus LP/EW to End of Reference Burst on tracks with Reference Burst
D3	-	36	Early Warning to End of Data on Even Tracks
D4	1	27	LP to End of Data on all Odd Tracks except Tracks 1, 3, 5, 13, 15 and 19
D5	0.1	4	End of Data to LP on Tracks 1, 3, 5, 13, 15 and 19

Figure 6.1d Track layout for the QIC-525, 26-track tape format



Figure 6.1e Track layouts for the QIC-1000, 30-track tape format, QFA NOT implemented (top) and QFA implemented (bottom)

Dimension	Minimum (in.)	Maximum (in.)	Description
D1	0	15	BOT to Start of Reference Burst on all Even-numbered tracks except Track 10
D2	3	4	EW to Start of Valid Data (or Frame) area
D3	–	36	EW to End of Data on all Even-numbered tracks
D4	–	1.77	LP to End of Data on Track 29
D5	0.1	4	LP to End of Data on all Odd-numbered tracks except Track 29
D6	10	15	Start of Reference Burst to Last BOT holes on Track 10 and End of Reference Burst to BOT holes on Track 13
D7	1.97	3.94	LP to Start of Reference Burst for all Odd-numbered tracks
D8	0.078	1.078	BOT to Start of Reference Burst on all Odd-numbered tracks

Recording is done serially on one track at a time, starting with Track 0. Even numbered tracks (0, 2, etc.) are recorded from BOT (Beginning Of Tape) towards EOT (End Of Tape), while odd numbered tracks (1, 3, etc.) are recorded from EOT towards BOT.

When writing from BOT on Track 0, all tracks are simultaneously erased.

A set of Reference Burst signals is recorded between LP and BOT for the QIC-1000 format, and between LP/BOT and EW/EOT for the QIC-525 format. See Figures 6.1d and 6.1e.



Figure 6.1f Track layout for the QIC-2GB, 42-track tape format, QFA NOT implemented (top) and QFA implemented (bottom)

Dimension	Minimum (in.)	Maximum (in.)	Description
D1	0	15	BOT to Start of Reference Burst on Tracks 0, 38 and 40
D2	3	4	LP/EW to Start of Valid Data (or Frame) area
D3	–	36	EW to End of Data on all Even-numbered tracks
D4	0.1	4	LP to End of Data on all Odd numbered tracks
D5	1.97	3.94	LP to to Start of Reference Burst on Track 1
D6	0.078	1.078	BOT to Start of Reference Burst on Track 1
D7	0	–	First set of BOT-holes (BOT1) to End of DWA
D8	0	–	Third set of BOT-holes (BOT3) to Beginning of DWA

A set of four Reference Burst signals is recorded between LP and BOT for the QIC-2GB format. See Figure 6.1f. Note the tape area (Drive Working Area - DWA) around BOT, set aside for drive control operation.



Figure 6.1g Track layout for the QIC-4GB, 46-track tape format, QFA NOT implemented (top) and QFA implemented (bottom)

Dimension	Minimum (in.)	Maximum (in.)	Description
D1	0	15	BOT1 to Start of Reference Burst on Tracks 0 and 44
D2	3	4	LP to Start of Preamble on all Even-numbered tracks
D3	–	36	EW to End of Data on all Even-numbered tracks
D4	3	4	EW to Start of Preamble on all Even-numbered tracks
D5	0.1	4	LP to End of Data on all Odd-numbered tracks
D6	0	2	LP to to Start of Reference Burst on Track 1
D7	0	2	BOT1 to End of Reference Burst on Track 1
D8	0	–	First set of BOT-holes (BOT1) to End of DWA
D9	0	–	Third set of BOT-holes (BOT3) to Beginning of DWA

A set of three Reference Burst signals is recorded between LP and BOT for the QIC-4GB format. See Figure 6.1g. Note the tape area (Drive Working Area - DWA) around BOT, set aside for drive control operation.

6.3. Track Width and Location

Number of recorded tracks	QIC-24:	Nine tracks - read only!
	QIC-120:	Fifteen tracks
	QIC-150:	Eighteen tracks
	QIC-525:	Twenty-six tracks
	QIC-1000:	Thirty tracks
	QIC-2GB:	Forty-two tracks
	QIC-4GB:	Forty-six tracks
Recorded track width	QIC-24:	0.343 mm ±0.013 mm (0.0135" ±0.0005")
	QIC-120/150:	0.165 mm ±0.013 mm (0.0065" ±0.0005")
	QIC-525:	0.1778 mm +0.0000/-0.0127 mm (0.0070" +0.0000"/-0.0005")
	QIC-1000:	0.1778 mm ±0.00381 mm (0.0070" ±0.00015")
	QIC-2GB:	0.1375 mm ±0.00381 mm (0.0054" ±0.00015")
	QIC-4GB:	0.1250 mm ±0.00381 mm (0.0049" ±0.00015")

6.4. Track Format

6.4.1. QIC-525, QIC-1000, QIC-2GB and QIC-4GB

The track layout is based upon *The QIC-525 Standard, Revision E, April 1991, The QIC-1000 Standard, Revision C, April 1991, The QIC-2GB Standard, Revision A, June 1992* and *The QIC-4GB Standard, Revision A, November 1996*.
Data is recorded serially on 26, 30, 42 or 46 tracks, one track at a time.

All blocks are organized into frames consisting of 14 data or filemark blocks followed by 2 ECC blocks.



Figure 6.2 QIC-525, QIC-1000, QIC-2GB and QIC-4GB track formats - organizing of one frame

6.4.2. QIC-24, QIC-120 and QIC–150

Each track contains data blocks, control blocks and possibly filemark blocks as shown in Figure 6.3.



Figure 6.3 Track formats QIC-24, QIC-120 and QIC-150

Each data block contains 512 bytes of encoded data. A filemark block contains 512 bytes of a unique data pattern.

The layout of each block is described in Section 6.5.

Data-, control- and filemark blocks are recorded without the usual inter-block gaps employed in normal block-mode tape recording.

6.5. Block Layout

6.5.1. QIC-525, QIC-100, QIC-2GB and QIG4GB

All blocks, whether it is a data block, a filemark block or a control block have the same layout, shown in Figure 6.4 below:

Preamble	Block Marker	Data - - - - - - - (1024 bytes) Data	Control Field (4 bytes)	CRC (4 bytes)	Postamble

Recording direction →

Figure 6.4 Block layout QIC-525/QIC-1000/QIC-2GB/QIC-4GB

6.5.1.1. Preamble

The Preamble consists of a recording at the highest recording density, nominally 787 ftpmm (20 000 ftpi) for QIC-525, 1772 ftpmm (45 000 ftpi) for QIC-1000, 2000 ftpmm (50 800 frpi) for the QIC-2GB format and 2440 ftpmm (62 000 frpi) for the QIC-4GB format. The Preamble is used to synchronize the VCO (Voltage Control Oscillator) in the read electronics with the data frequency. Three preamble types are recorded: *Normal, Elongated,* and *Long*.

Normal Preamble

The Normal Preamble is recorded at the beginning of every block on the track, except for:

- **The first block in a frame - Append operation**

The Normal QIC-525 Preamble consists of at least 400 but no more than 600 flux transitions recorded at the highest recording density.
The Normal QIC-1000/QIC-2GB Preamble consists of 485 to 700 flux transitions. The QIC-4GB Preamble consists of 700 to 1000 flux transitions.

Elongated Preamble

The Elongated Preamble is recorded at the beginning of the first block in a frame which is appended to already existing data on a track, and to the first block in a frame after an underrun situation. It contains a minimum of 8 800 and a maximum of 13 600 flux transitions for QIC-525 and a minimum of 8 800 and a maximum of 13 600 flux transitions for QIC-1000/QIC-2GB/QIC-4GB, recorded at the highest recording density.

Long Preamble

The Long Preamble is recorded at the beginning of the first block on every track. It contains a minimum of 24 000 and a maximum of 36 000 flux transitions for QIC-525 and a minimum of 54 000 and a maximum of 60 000 flux transitions for QIC-1000/QIC-2GB/QIC-4GB, recorded at the highest recording density.

6.5.1.2. Block Marker

The Block Marker identifies the end of the preamble and the beginning of the data field on every block. It consists of a fixed bit pattern:

E9	E8	E7	E6	E5	E4	E3	E2	E1	E0
1	1	1	1	1	0	0	1	1	1

Bit E9 is recorded first.

6.5.1.3. Data

The data field in each block is fixed. It comprises 1024 bytes, encoded according to the rules given in Section 6.7. The data field is used as follows:

Data Blocks The data field contains 1024 encoded data bytes for data interchange.

Filemark Blocks Used to partition the tape into *Files*.

Cancel Block Used locally to erase (cancel) Filemarks at the end of a recording when appending more data. Used also to emulate overwrite functions in the TAR-format.

Setmark Block Used to partition the tape into *Sets*. Each *Set* can be divided into *Files*, separated by *Filemark Blocks*.

Filler Used to fill up incomplete *Frames* so that only complete *Frames* are written to the tape. The Filler Blocks may contain "Block-Map"-information used by the Drive to allow fast positioning on the tape (FAST SPACE).

ECC Contains error correction characters generated by the Drive.

QIC-525/QIC-1000/ QIC-2GB/QIC-4GB Identifier Block Contains format type data of recording and drive serial number.

QIC-2GB/QIC-4GB/ EOR Block A block designating End Of Recorded Area for the QIC-2GB format.

6.5.1.4. Control Field

All blocks have 4 bytes in their control field, as shown in Figure 6.5. Control bytes 0 - 2 are always used for address and track information, regardless of block type. The use of control byte 3 depends upon the block type being recorded.

Control Byte 3	Control Byte 2	Control Byte 1	Control Byte 0

Figure 6.5 Layout of Control Field

Byte 3 is recorded first followed by Control Byte 2 and so on. All bytes are encoded according to the rules given in Chapter 6.7.
Figure 6.6 shows the layout of Control Byte 3:

Control Byte 3							
7	**6**	**5**	**4**	**3**	**2**	**1**	**0**
X	x	x	x	Block Type			

Figure 6.6 Layout of Control Byte 3

QIC-525/QIC-1000 Bits 4, 5 and 6 of Control Byte 3 are reserved and always set to 0. Bit 7 may either be set to 0 or optionally used to indicate blocks recorded past the logical Early Warning (EW) marker.

QIC-2GB and QIC-4GB Formats Bits 4, 5 and 6 of Control Byte 3 are used for address bits 21, 22 and 23 in the 23-bit block address.

The four least significant bits are used to indicate the type of block being recorded. The coding of these bits is shown in Table 6.3.
All combinations of the four control bits 0 - 3 not specified in the tables are reserved and shall not be used.

Control Byte 3 Bits				
3	**2**	**1**	**0**	**Block Type**
0	0	0	0	Full Data Block End variable Host Block
0	0	0	1	Full Data Block Partial variable Host Block
0	0	1	0	Full Data Block QIC-02 Compatible
0	1	0	0	Variable Data Block 1 - 255 data bytes End variable Host Block
0	1	0	1	Variable Data Block 256 - 511 data bytes End variable Host Block
0	1	1	0	Variable Data Block 512 - 767 data bytes End variable Host Block
0	1	1	1	Variable Data Block 768 - 1023 data bytes End variable Host Block
1	0	0	0	Filemark
1	0	0	1	Filler Block
1	0	1	0	QIC-525/QIC-1000/QIC-2GB/QIC-4GB Identifier Block
1	1	0	0	Setmark
1	1	1	0	EOR-block, QIC-2GB and QIC-4GB formats *only*
1	1	1	1	Cancel Block

Table 6.3 Encoding of Block Type Control Bits

Control Byte 3 is the only control byte covered by ECC protection.

The layout of Control Bytes 0 - 2 is shown in Figure 6.7.

Except for the 4 most significant bits of Control Byte 2, the other 20 bits contain the physical block address. This block address is independent of block type and track numbers. It starts with 00000 H(ex) for the first block on Track 0 and is incremented by one for each new block being recorded. Rewritten blocks keep their original block number. The block numbering is not reset at the start of a new track.

QIC-2GB Format

For the QIC-2GB format the Physical Address consists of 23 bits, the 3 most significant bits in Control Byte 3.

Control Byte 2		Control Byte 1		Control Byte 0	
7 6 5 4	3 2 1 0	7 6 5 4	3 2 1 0	7 6 5 4	3 2 1 0
Track Address	Physical Block Address (20 bits)				

Figure 6.7 Layout of Control Bytes 0 - 2

Track Address

The four most significant bits of Control Byte 2 contain a track address. This track address is the physical track number divided by two.

For the QIC-2GB format the track address field will wrap around at Track 32. This means that Track 32 will have track address 0, Track 33 will have address 1 and so on.

6.5.1.5. CRC (Cyclic Redundancy Check)

Immediately following the Block Address, a Cyclic Redundancy Check (CRC) character is recorded, using the following polynominal:

$$G(x) = x^{32} + x^{28} + x^{26} + x^{19} + x^{17} + x^{10} + x^{6} + x^{2} + 1$$

The CRC generation is performed prior to the byte encoding starting with the most significant bit in the first byte in the Data field, ending with the least significant bit of the Block Number.

The four CRC bytes are encoded according to the rules described in Section 6.7. and recorded with the most significant bit (bit 31) first.

All CRC bits are set to “1” prior to the generation.

6.5.1.6. Postamble

The Postamble is recorded at the maximum density of nominally 787 ftpmm (20 000 ftpi) for the QIC-525 format, 1772 ftpmm (45 000 ftpi) for the QIC-1000 format, 2000 ftpmm (50 800 frpi) for the QIC-2GB format and 2440 ftpmm (62 000 ftpi) for the QIC-4GB format.

Two different versions of Postamble may be recorded: The Normal Postamble or the Elongated Postamble.

The Normal Postamble

The Normal Postamble contains a minimum of 10 and a maximum of 20 flux transitions, recorded at the maximum flux density. The Normal Postamble is recorded immediately after the CRC character in every block, except for those blocks where an Elongated Postamble has to be recorded.

The Elongated Postamble

The Elongated QIC-525 Postamble contains a minimum of 8 800 and a maximum of 13 600 flux transitions for QIC-525 and a minimum of 14 500 and a maximum of 19 800 flux transitions for QIC-1000/QIC-2GB, recorded at the maximum flux density.
The Elongated Postamble is recorded instead of the Normal Postamble whenever an underrun situation occurs, or at the end of the last block in a recording.

6.5.2. QIC-24, QIC-120 and QIC-150

All blocks, whether it is a data block, a filemark block or a control block have the same layout, shown in Figure 6.8 below:



Figure 6.8 Block layout QIC-24/QIC-120/QIC-150

6.5.2.1. Preamble

The Preamble consists of a recording at the highest recording density, nominally 394 ftpmm (10 000 ftpi) for QIC-24 and 492 ftpmm (12 500 ftpi) for QIC-120/150. The Preamble is used to synchronize the VCO (Voltage Control Oscillator) in the read electronics with the data frequency. Three preamble types are recorded: Normal, Elongated, and Long.

Normal Preamble

The Normal Preamble is recorded at the beginning of every block on the track, except for:

- **The first block on the track**
- **The first data block on a track**
- **The first block after a filemark**
- **The first block after a buffer underrun or data append situation**

The Normal QIC-24 Preamble consists of at least 120 but no more than 300 flux transitions recorded at the highest recording density.
QIC-120/150: Min. 160, max. 300 flux transitions.

Elongated Preamble

The Elongated Preamble is recorded at the beginning of a block following a filemark, control block or the first block after an underrun or a data append sequence. It contains a minimum of 3 500 and a maximum of 7 500 flux transitions for QIC-24, recorded at the highest recording density. For QIC-120/150: Min. 5 500, max. 8 500 flux transitions.

Long Preamble

The Long Preamble is recorded at the beginning of the first block on every track. It contains a minimum of 15 000 and a maximum of 30 000 flux transitions, recorded at the highest recording density.

6.5.2.2. Block Marker

The Block Marker identifies the end of the preamble and the beginning of the data field on every block. It consists of a fixed bit pattern:

E9	E8	E7	E6	E5	E4	E3	E2	E1	E0
1	1	1	1	1	0	0	1	1	1

Bit E9 is recorded first.

6.5.2.3. Data

The data field in each block is fixed. It comprises 512 bytes, encoded according to the rules given in Section 6.7. The data field is used as follows:

Data Blocks

The data field contains 512 encoded data bytes for data interchange.

Filemark Blocks

The data field contains 512 bytes with a fixed encoding as follows:

E9	E8	E7	E6	E5	E4	E3	E2	E1	E0
0	0	1	0	1	0	0	1	0	1

6.5.2.4. Block Address

The Block Address contains four bytes, encoded according to the rules given in Section 6.7. The layout of the Block Address is shown in Figure 6.9 below.

Byte 0 contains the Track Number. Byte 1 is split into two nibbles. The most significant of these two nibbles (bits 7, 6, 5, and 4) contains the Control Nibble. The least significant of the two nibbles is the most significant nibble of the Block Number. Byte 2 and Byte 3 contain the rest of the Block Number, Byte 3 being the least significant byte.

Byte 0	Byte 1	Byte 2	Byte 3
Track Number	Control Nibble	Block Number	

Figure 6.9 Block address layout

Track Number

The Track Number is a binary number, encoded according to the rules given in Section 6.7.

Control Nibble

This is the most significant nibble of byte 1 in the Block Address. It is encoded according to the rules given in Section 6.7:

The control nibble has the following layout:

Byte 1 7 6 5 4	
0 0 0 0	Normal Data Block or Filemark Block
0 0 0 1	Normal Control Block
0 0 1 0	QIC-150 Control Block
	Tandberg Data Vendor Unique:
0 0 1 1	QIC-120 with ECC Control Block
0 1 0 0	QIC-120/150 with ECC Filemarks
0 1 0 1	QIC-120/150 with ECC Filler Blocks
0 1 1 0	QIC-150 with ECC Filler Blocks
0 1 1 1	QIC-120/150 with ECC Correction Block
1 0 0 0	QIC-120/150 with ECC Cancel Block
1 0 0 1	QIC-120/150 Map Block

The other 7 bit combinations are reserved for future use.

Block Number

The Block Number is a 20-bit binary number (least significant nibble of byte 1, byte 2, and byte 3). The first block on the tape is numbered 0 0 1 and the following blocks are numbered sequentially. The numbering system is not reset at the end of each track and it is independent of the type of block being recorded.

The layout of the Block Number bits is as follows:

	Byte 1 3 2 1 0	Byte 2 7 6 5 4 3 2 1 0	Byte 3 7 6 5 4 3 2 1 0
First Block	0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 1
Second Block	0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 1 0
-	-	- -	- -
-	-	- -	- -
Last Block	1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1

Figure 6.10 Layout of Block Number

The Block Number is encoded according to the rules given in Section 6.7.

The Block Number is incremented by one for each block written on the tape. The only exception to this rule is when a block has to be rewritten. That block will then keep the same number; regardless of how many times it is rewritten.
See Section 6.9.

6.5.2.5. CRC (Cyclic Redundancy Check)

Immediately following the Block Address, a Cyclic Redundancy Check (CRC) character is recorded, using the following polynominal:

$$G(x) = x^{16} + x^{12} + x^5 + 1$$

The CRC generation is performed prior to the byte encoding starting with the most significant bit in the first byte in the Data field, ending with the least significant bit of the Block Number.

The two CRC bytes are encoded according to the rules described in Section 6.7. and recorded with the most significant bit (bit 15) first.

All CRC bits are set to “1” prior to the generation.

6.5.2.6. Postamble

The Postamble is recorded at the maximum density of nominally 394 ftpmm (10 000 ftpi) for the QIC-11/24 format and 492 ftpmm (12 500 ftpi) for the QIC-120 format.

Two different versions of Postamble may be recorded: The Normal Postamble or the Elongated Postamble.

The Normal Postamble

The Normal Postamble contains a minimum of 5 and a maximum of 20 flux transitions, recorded at the maximum flux density. The Normal Postamble is recorded immediately after the CRC character in every block, except for those blocks where an Elongated Postamble has to be recorded.

The Elongated Postamble

The Elongated QIC-24 Postamble contains a minimum of 3 500 and a maximum of 7 000 flux transitions, recorded at the maximum flux density. For QIC-120/150: Min. 5 500, max. 8 500 flux transitions.
The Elongated Postamble is recorded instead of the Normal Postamble whenever an underrun situation occurs.

6.6. Recording Method

The same recording technique is used for the QIC-120, QIC-150, QIC-525, QIC-1000, QIC-2 GB and QIC-4GB tape formats

Information is recorded on the tape using the NRZ1 (NON-RETURN to ZERO, change on ONEs) method where each “1” bit is recorded as a flux reversal. “0” bits give no flux transitions on the tape, but are detected by measuring the distance between “1” bits (flux reversals). To avoid long distances on the tape without any flux changes (strings of “0” bits only), the information to be recorded is encoded according to the 0,2 GCR rules. This ensures that the maximum distance between two flux reversals is three bit cells (...1001...).

6.7. Data Encoding; 0,2 GCR Rules

Prior to the recording, the information to be recorded is encoded according to the 0,2 GCR (Group Coded Recording) rules. The operation is as follows:

- **A byte is defined as eight bits, numbered from B0 to B7. B7 is the most significant bit.**
- **Each byte is separated into two nibbles, each nibble containing four bits.**
- **Nibble 1 contains the four least significant bits, from B0 to B3.**
- **Nibble 2 contains the four most significant bits, from B4 to B7.**

Byte: B7 B6 B5 B4 B3 B2 B1 B0

Nibbles: Nibble 2 Nibble 1

- **Each nibble is then encoded into a 5-bit word according to Table 6.1.**

Thus, by using Table 6.1, each byte of information is translated into a 10-bit word consisting of bits E0 to E9:

Information byte:					**B7**	**B6**	**B5**	**B4**	**B3**	**B2**	**B1**	**B0**
Translated to:	**E9**	**E8**	**E7**	**E6**	**E5**	**E4**	**E3**	**E2**	**E1**	**E0**		

Table 6.2 shows the conversion from GCR to normal data nibbles.

Nibbles 1 and 2					Encoded Information				
B7 B3	B6 B2	B5 B1	B4 B0		E9 E4	E8 E3	E7 E2	E6 E1	E4 E0
0	0	0	0	➠	1	1	0	0	1
0	0	0	1	➠	1	1	0	1	1
0	0	1	0	➠	1	0	0	1	0
0	0	1	1	➠	1	0	0	1	1
0	1	0	0	➠	1	1	1	0	1
0	1	0	1	➠	1	0	1	0	1
0	1	1	0	➠	1	0	1	1	0
0	1	1	1	➠	1	0	1	1	1
1	0	0	0	➠	1	1	0	1	0
1	0	0	1	➠	0	1	0	0	1
1	0	1	0	➠	0	1	0	1	0
1	0	1	1	➠	0	1	0	1	1
1	1	0	0	➠	1	1	1	1	0
1	1	0	1	➠	0	1	1	0	1
1	1	1	0	➠	0	1	1	1	0
1	1	1	1	➠	0	1	1	1	1

Table 6.1 GCR encoding table

Encoded Information					Nibbles 1 and 2				Hex Value
E9 E4	E8 E3	E7 E2	E6 E1	E5 E0	B7 B3	B6 B2	B5 B1	B4 B0	
0	0	1	0	1	➠	Data Field, Filemark Blks.			
0	0	1	1	1	➠	Block Marker (E4-E0)			
0	1	0	0	1	➠	1	0	0	1	9H
0	1	0	1	0	➠	1	0	1	0	AH
0	1	0	1	1	➠	1	0	1	1	BH
0	1	1	0	1	➠	1	1	0	1	DH
0	1	1	1	0	➠	1	1	1	0	EH
0	1	1	1	1	➠	1	1	1	1	FH
1	0	0	1	0	➠	0	0	1	0	2H
1	0	0	1	1	➠	0	0	1	1	3H
1	0	1	0	1	➠	0	1	0	1	5H
1	0	1	1	0	➠	0	1	1	0	6H
1	0	1	1	1	➠	0	1	1	1	7H
1	1	0	0	1	➠	0	0	0	0	0H
1	1	0	1	0	➠	1	0	0	0	8H
1	1	0	1	1	➠	0	0	0	1	1H
1	1	1	0	1	➠	0	1	0	0	4H
1	1	1	1	0	➠	1	1	0	0	CH
1	1	1	1	1	➠	Block Marker (E9-E5)			

Table 6.2 GCR to data nibble conversion

6.8. Recording Sequence

The encoded information is recorded serially by encoded bit and by character, starting with bit E9 in each character. Tracks are recorded in a sequential order, starting with Track 0.

Encoded bit positions **... 5678901234567890 1234 ...**

Forward tape motion (BOT ➜ EOT) ⟶

Resulting recording direction ⟵

6.9. Rewriting of Blocks

During write operations, the Drive performs a read-while-write test on the recorded data, using more stringent acceptance rules than for a read-only operation. Due to bad spots on the tape or other errors, some blocks may be detected as bad (one or more flux reversals not detected correctly). These bad blocks are automatically rewritten further down the tape as shown in Figures 6.11a and 6.11b.

Block n-1	Block n	Block n+1	Block n	Block n+1	Block n+2
	First Write (bad)	First Write	First Rewrite	First Rewrite	

Recording direction →

Figure 6.11a Track layout after rewriting of bad blocks, QIC-120/150/525

Block n-1	Block n	Block n+1	Block n+2	Block n	Block n+1	Block n+2	Block n+3
OK	First Write (bad)	First Write OK	Termi-nated	First Rewrite OK	First Rewrite	First Rewrite	

Recording direction →

Figure 6.11b Track layout after rewriting of bad blocks, QIC-1000/QIC-2GB/QIC-4GB

In Figure 6.11a, let us assume that block n is found to be bad. This will happen while the Drive is writing block n+1. The Drive completes this block, and then rewrites block n and n+1. The system proceeds as usual if the new block n is accepted by the read verification logic. If not, the operation is repeated up to 16 times if necessary. The Drive stops writing if it has not been able to record a block correctly after a certain no. of rewrites specified by the *Write Retry Count*, programmable by the Mode Select command (default = 16), and the Host is informed that a fatal write error condition has occurred (Write Abort).
For the QIC-1000, QIC-2GB and QIC-4GB formats, see Figure 6.11b, the Drive will terminate writing block n+2 when n is bad, and rewrite blocks n, n+1 and n+2 up to a certain no. of rewrites specified by the *Write Retry Count*, programmable by the Mode Select command (default = 16).

Thus, any blocks detected as bad means that one or two blocks are rewritten, either the bad block and the following one, or only the bad block. A system may be able to read correctly blocks which have previously been rejected and rewritten. This does not cause problems since the Drive has complete control over each block by reading the Block Address. If two or more good blocks with the same block number are detected, the Drive will only transfer the data contents of the first of these blocks to the Host.

6.10. Filemark and Setmark Blocks

Filemark Blocks are used to separate logically different sections of data. This is controlled from the Host. The QIC-24, the QIC-120 and the QIC-150 Standards also define a filemark to be recorded at the end of the recorded area. The Host should therefore issue a Write Filemark command at the end of the recording sequence.

The contents of the data fields in the filemark and setmark blocks are not transferred to the Host.

Filemarks and setmarks are numbered, verified and (if necessary) rewritten in the same way as all the other block types.

6.11. Gaps

Except for the areas around the BOT, LP, EW, and EOT holes, no erased gaps are generated as part of the tape format. After completing the postamble of one block, the recording of the preamble of the next block is started immediately.

In Figures 6.1a through 6.1f, the areas not marked as tracks or reference signals are normally erased. This is especially important in the BOT area around the Reference Burst recordings.

Erased areas may occur on a track due to defects on the tape, write current turn-on or turn-off, etc. These gaps are treated by the formatter in the same manner as drop-outs.

6.12. Reference Burst

One or more Reference Bursts are recorded between the BOT holes and a certain distance after the LP-hole on Track 0. (See Section 6.2 for more information).
The Reference Bursts are used during read operations to determine the exact track location.

6.13. Termination after Underrun

During write operations, situations may occur where the Host is not able to keep up streaming.

When the buffer is empty and the Drive is not configured for “forced streaming”, the Drive will complete the writing and verification of the last block and then write an Elongated Postamble. Then the tape motion is stopped.
If the “forced streaming” option is used, the last block will be rewritten until new data is ready in the buffer, or until the limit for rewrites is reached. In this case an Elongated Postamble is written and the tape motion is halted.

QIC-2GB and QIC-4GB Formats - End of Recorded Area Blocks (EOR)

The QIC-2GB and QIC-4GB formats will write minimum five EOR (End of Recorded Area)-blocks before stopping. These blocks will be overwritten if data is appended.

The Elongated Postamble will always be recorded at the end of a write operation.

6.14. Data Append

After a write underrun situation, or when the Host wants to append data to a recorded cartridge, the Drive will start the operation by looking for the last block. Then the recording will start with an elongated preamble, see Figure 6.12.



Figure 6.12 Normal Data Append

Due to the elongated postamble after the previous last block, this ensures a minimum overlap between the postamble and the new preamble.

QIC-2GB and QIC-4GB Formats

The QIC-2GB and QIC-4GB formats have unique EOR-blocks at the End of Recorded Area. Minimum five EOR-blocks are written separated by elongated gaps.
When appending the preamble for the first new block, it will start before the previously written first EOR-block. The EOR-blocks will be overwritten by new data blocks. New EOR-blocks will then be written at the end of the new data. EOR-blocks will due to this overwriting only be present at the End of Recorded Area. See Figure 6.13.



Figure 6.13 Data Append - QIC-2GB and QIC-4GB Tape Formats

6.15. Recording of Even Numbered Tracks

In normal mode, all even numbered tracks are recorded in the direction from BOT to EOT. The first block on every track is preceded by a long preamble. The Drive is also supporting Quick File Access (QFA). If this mode is selected, the last track is used as a directory track, and it is always written from BOT to EOT. (See Section 6.2).

6.16. Recording of Odd Numbered Tracks

All odd numbered tracks are recorded in the direction from EOT to BOT. The first block on every track is preceded by a long preamble.
See Section 6.2 for further information.

7. Basic Operational Functions

7.1. Reference Tracks

During Read and Write operations the tape format defines the different track positions. When a tape is written, one or more Reference Track(s) and the track positions are always written according to one of the standards the Drive is able to write. When a tape is read, the current tape format is always detected before the Drive can position the head at Track 0 and start the Read operation.

The position and size of the Reference Track(s) determines the current tape format.
Also first information on the track is used to determine the tape format (control block etc.).

Writing of- and searching for the Reference Track(s) are done internally in the Drive. Both functions are completely transparent to the Host.

7.1.1. Write Reference Track 0

If the tape is positioned at Beginning Of Tape, the Write Reference Track 0 function is always performed after a Write command is received. The Write Reference Track 0 is done internally in the Drive and is transparent to the Host. The Reference Track 0 is placed between the BOT (Beginning Of Tape) holes and the LP (Load Point) holes and can later be used during Read to detect the tape format and position of Track 0.

Refer to the Lower Tape Edge

The physical position of the Reference Track(s) is referred to the *lower tape edge*. To find the tape edge, the Drive will perform a “Seek Tape Edge” function. This function is based upon the fact that data is written and read simultaneously. If the head is moved up to the tape edge from a lower position, the signal from the Write Channel will be detected in the Read Channel when the read/write head enters the tape edge. From this position the offset to the different Reference Tracks are known.

QIC-120/150

QIC-120/150 only has one single Reference Track located at Track 0.

QIC-525

QIC-525 has Reference Tracks for all *even tracks* up to Track 11 between BOT and LP, while all *odd tracks* up to Track 12 are written when writing in the reverse direction from EOT to EW.

QIC-1000

In the QIC-1000 mode, all tracks up to Track 14 have Reference Bursts. They are all written at the same time in the area between BOT and LP.

QIC-2GB Format

In this format, four Reference Bursts are recorded between BOT and LP as defined in Figure 6.1f.

QIC-4GB Format

In this format, three Reference Bursts are recorded between BOT and LP as defined in Figure 6.1g.

7.1.2. Read Reference Tracks

If the tape is positioned at Beginning Of Tape and the track position is unknown, the Read Reference Track 0 function is performed after receiving a Read command. The Read Reference Track 0 is done internally in the Drive and is transparent to the Host. The position and size of the Reference Track will determine the tape format.

Compared to the Write Reference Track, the Read Reference Track is quite more complex. This is due to the various tape formats that can be read by one drive.

Readable Tape Formats are: **QIC-24 (not SLR5 Series), QIC-120, QIC-150, QIC-525, QIC-1000, QIC-2GB and QIC-4GB (SLR5 Series only) formats**

During a seek Reference Track, the Drive will use the following scheme to detect the tape format:

- After power-up the Drive will calibrate the head position by entering the highest possible position. From this position the offset to any tape position can be calculated relatively accurate. Before any Read operation is performed, the head can be positioned approximately at the position where the Reference Track should be.
- From this head position the Drive will start searching for the lower edge of the Reference Track, moving the head upwards. When the lower tape edge is found, the Drive recognizes this position and starts looking for the upper edge. When it is found, the middle position is calculated, and the head adjusted accordingly.
- If no lower or/and upper edge is found, the Drive will re-adjust the approximate position and look for other tape formats that are legal on the tape.
  The same procedure is performed until the Reference Track is found.
- On tapes with more than one legal format, the Drive uses the Reference Track location to determine the current tape format. Due to the fact that the location of the Reference Track is very similar for some tape formats, the Drive also reads some data blocks in order to examine the tape format, and to verify that the correct track was found (by checking the recorded track information).

For all formats the positions of the remaining tracks will be calculated on the basis of the Reference Track positions found. This allows for the elimination of all major mechanical tolerances and exact center track positioning.

7.2. Write Data and Filemarks

The positions in which data or Filemarks can be written will be explained in the following sections. Normally a Write Data or Write Filemark command can not be performed in other positions than those described.

The Drive will have to position correctly and write at least one block after having performed either a Write Data or a Write Filemark command. Datablocks and Filemarks are equal in size. According to this - both Write Data and Write Filemark commands are treated equally.

7.2.1. Write From Beginning of Tape

If the Drive is positioned at Beginning Of Tape, and receives a Write command, the following functions will be performed internally in the Drive:

- First the Drive will assure that a cartridge is inserted. The cartridge can not be write-protected, and must be of a quality that can be written on the actual drive.
- A Reference Track - according to the current tape format - is written on the tape.
- Because the Drive will write data on the first track (Track 0), the Drive also enables the Erase function. This assures that old data on the tape is erased in front of the write head.
- The number of datablocks according to the Write command is written when the data is received into the drives internal data buffer.
- After the Drive have finished writing the first track on the tape, the Erase function is disabled. (This is done because the Erase function will erase all tracks in the first pass).
- The Drive may continue to write data on the following tracks.
- All track changes are transparent to the Host.

7.2.2. Write From a Position on the Tape

When Write Data or Filemark commands are continuously given from Beginning Of Tape, the Drive will write data and Filemarks continuously. No extra handling is necessary.

If the cartridge is not written continuously from Beginning Of Tape, but data is to be appended to an already written tape, the following must be performed:

- The Host must position the tape at EORA (End Of Recorded Area) before the Write function can be executed.

  Positioning the tape at EORA means that the Drive has read past all the datablocks and Filemarks in front of the EORA, and also read past this position, resulting in the CHECK CONDITION with BLANK CHECK in the Sense Key.

7.2.3. Overwriting Previous Data

The QIC-standards do not allow writing to the tape except when positioned as described in the two previous sections. The Drive does, however, support *logical overwrite* at two defined places:

1) *after the first data block*

2) *before the last Filemark in front of EOR*

This makes it possible to emulate the kind of overwrite that is necessary to support the old TAR-format.
When overwriting after the 1st data block, the tape will be entirely rewritten, and the first block will be written to the tape before any new data is added.

Tandberg Data Unique Filemark Cancel Block

When "overwriting" the last Filemark, the Filemark is not physically overwritten, but a Tandberg Data ASA unique block, the so-called *Filemark Cancel Block* is written instead as the first appended block. This *Cancel Block* will, when reading logically, cancel the previous Filemark. (For more information, see the SCSI-interface documents).

7.2.4. Terminate Write From a Position on the Tape

A single- or sequences of Write Data or Write Filemark commands can be terminated at any position on the tape.

A termination is true if any other command that repositions the tape - except new Write commands - is performed.

Block Map

At this point the Drive will, if in QIC-525/1000/2GB/QIC-4GB mode, fill incomplete frames with *Filler Blocks* to assure that only complete frames are written to the tape. The Filler Blocks will contain information in a *"Block Map"*, which is a kind of directory handled by the Drive, totally transparent to the user. It will allow fast access (seeking) to any logical block, Filemark or Setmark.

If there is not sufficient Filler Blocks in the last frame to hold the Block Map, a complete frame with only Filler Blocks will be added (if not disabled with the DTM2-bit in the Mode Select command).

In QIC-120/150 the Block Map-information will be written as Control Blocks (if not disabled with the DTM1-bit in the Mode Select command).

If the termination is on the first track, the Drive will automatically erase 45 inches of tape after the last written block before executing the next command. This is done transparently to the Host and assures that the End Of Recorded Area can be detected unambiguously at Read time, even if the tape contained data before the Write operation.

QIC-2GB and QIC-4GB Formats

For the QIC-2GB and QIC-4GB formats, EOR-blocks will be recorded as previously described.

7.2.5. Terminate Write at Physical End Of Tape

During Write Data or Write Filemark, the tape may enter the Physical End Of Tape. The Write operations must be terminated and the situation must be handled according to the following procedure:

- If the tape passes the position denoted as “Pseudo Early Warning” (PEW), the Drive will inform the Host by a CHECK CONDITION. The PEW-point is a programmable position in front of the Early Warning hole on the tape.
  The programmed position specifies the amount of data between PEW and EW.
  See the description of the Mode Select command for further details about programming of the PEW-position.

- At the PEW-position, the Host can be sure that all data transferred to the Drive will be correctly written to the tape. This position must be regarded as the absolute limit for normal Write operations.

- However, the Host may continue to write a few datablocks or Filemarks on the tape. This termination can consist of specific data blocks or Filemark combinations containing tape identification, directories etc. Even not required by the Drive, a tape must according to the QIC-24, QIC-120 and QIC-150 tape formats, always be terminated with at least one Filemark.

- At the position between PEW and Physical End Of Tape the Drive will report CHECK CONDITION and Sense Key = INSUFFICIENT CAPACITY after each Write command even if the Write command was executed properly.

- If the Host continues to give Write commands, the Drive will sooner or later reach the Physical End Of Tape. In this position the Drive will report CHECK CONDITION with Sense Key = MEDIUM ERROR and no more data can be written.

7.2.6. Terminate Write at Physical End Of Tape - Executing the Copy Command

During execution of the Copy command the Drive operates as an Initiator towards the direct access device. If backup is performed, the flow of data runs *from* the direct access device *to* the Drive. The Drive will therefore not send Read Data commands to the direct access device that the Drive is not able to read. The following procedure is used during the Copy command backup:

- The Drive detects the direct access device block size. Then the Drive issues Read Data commands. These commands will not transfer more than 32 KByte of data in each batch. The size of each transfer is configured by the Copy Threshold.
- If the Pseudo Early Warning (PEW) point is passed during execution of a Read command, the Drive will continue the current Read operation until all datablocks have been read. At this point the Copy command is aborted and the Drive informs the Host with CHECK CONDITION.

7.2.7. Recoverable Write Error (Rewrite)

During Write, defective blocks may be written. These erroneous blocks are detected by the Drive's built-in Read-While-Write function.
Errors are detected by using the so-called CRC (Cyclic Redundancy Check) algorithm during Read. This CRC result is compared with a CRC value - written on the tape during Write.

Due to the physical position of the read head, the Write error will not be detected until after the Drive has started to write the next block. The block containing the error will not be written before after the current block is written.

For QIC-525

If **Block n** is written with an error, the following blocks will be written to the tape.

According to the QIC-standards the tape must always contain good blocks in an increasing order. This is why **Block n+1** (see Figure 7.1) has to be written once more after **Block n** has been correctly written.

Block n-1	Block n	Block n+1	Block n	Block n+1	Block n+2
	First Write Contains Error	Ordinary Write	First Rewrite	Next Continuous Block No.	

Recording direction →

Figure 7.1 Track layout after rewriting of bad blocks, QIC-120/150/525

For QIC-1000, QIC-2GB and QIC-4GB Formats

For the QIC-1000, QIC-2GB and QIC-4GB formats, see Figure 7.2, the Drive will terminate writing block **n+2** when n is bad, and rewrite blocks **n**, **n+1** and **n+2** up to the number of times specified by the *Write Retry Count* (programmable with the Mode Select command).

Block n-1	Block n	Block n+1	Block n+2	Block n	Block n+1	Block n+2	Block n+3
OK	First Write (bad)	First Write OK	Termi-nated	First Rewrite OK	First Rewrite	First Rewrite	

Recording direction →

Figure 7.2 Track layout after rewriting of bad blocks, QIC-1000/QIC-2GB/QIC-4GB format

Due to the nature of the Recoverable Write Error, this is in fact *not an error,* but should be referred to as a Rewrite.

One specific block may be rewritten the number of times specified by the Write Retry Count, without any action from the Host.

The Rewrite procedure is totally transparent to the Host.

7.2.8. Unrecoverable Write Error

If the Drive has tried to rewrite the same block the number of times specified by the Write Retry Count, without succeeding, the Drive will abort the Write command and send CHECK CONDITION.
This should be treated as a fatal error situation where either the Drive or the tape-cartridge is failing due to damage.

7.3. Read Data and Filemarks/Setmarks

A brief overview of the functionality of the Read command will be given in this section. For more details about error situations and error messages (see Software Manual).

Notice that data and Tapemark (Filemark/Setmark) blocks are written with separate Write commands. During Read Data, Filemarks are treated as special message blocks, and are reported with CHECK CONDITION. However, Tapemarks can be read with its own command. During Read Filemarks, datablocks are not treated as erroneous blocks, but skipped instead.

Despite that Tapemarks are reported with CHECK CONDITION, detection of Filemarks is not to be regarded as an error situation.

7.3.1. Read From Beginning of Tape

If a Read command is performed from the beginning of the tape, the Drive will always start with Seek Reference Track. If a Reference Track is found, the Drive will start reading according to the current tape format. See further details about the Seek Reference Track operation in Section 7.1.2. Read Reference Track. This seek operation is fully transparent to the Host.

7.3.2. Read From a Position on the Tape

A Read command can be executed from any position on the tape.

At any position - except Beginning Of Tape - the track position is known from the previous commands. A new Seek Reference Track is not necessary and will not be performed.

7.3.3. Read Until Logical End Of Tape

The Read Data commands can be given continuously until the tape enters the Logical End Of Tape position. This is a situation that will occur if the tape was not completely filled up, but terminated before the Physical End Of Tape.

The Logical End of Media is the point where no more data is present, and the tape contains at least 45 inches of erased tape following the last block.

QIC-2GB and QIC-4GB Formats

The QIC-2GB and QIC-4GB formats have unique EOR-blocks at the End of Recorded Area. See Section 6.13. Data Append.

The Logical End Of Tape is reported with a CHECK CONDITION.

7.3.4. Read Until Physical End Of Tape

If a tape has been written to Physical End Of Tape, the same tape can be read to Physical End Of Tape. At this point no more data can be read.

The Host will not be informed when reading past the Pseudo Early Warning (PEW) or Early Warning (EW) point.

The Physical End Of Tape is reported with CHECK CONDITION.

7.3.5. Read Until Physical End Of Tape - Executing the Copy Command

Unlike the Write Data to Tape during Copy backup, the Read Data from the tape during Copy restore do not have to handle the possible problem that all data in the Data Buffer must be written on the tape.

A number of blocks will be read correctly if they were correctly written . No special care or action has to be taken.

This situation is equal to the one described in Section 7.3.4. Read Until Physical End Of Tape.

7.3.6. Recoverable Read Error (Reread)

For QIC-120/150 → During Read, the Drive may read a block containing a CRC error. Because this block may be rewritten, the Drive will continue to search for this block. If the block is rewritten due to an error detected during Write, the block will be read correctly and the Read routine will continue.

If the block is not detected - and the block numbers are increased showing that the block is not rewritten - the following Reread algorithm is performed:

- The Drive will reposition and try to read the same block twice.
- The Drive will move the head 1/4 track-width upwards and try to read the same block twice.
- The Drive will position the head 1/4 track-width downwards and try to read the same block two times.

This procedure can be repeated the number of times specified by the Read Retry Count in the Mode Select command. Once the block is read without any error, the Drive will continue to read the following blocks.

The Reread procedure is totally transparent to the Host.

For the QIC-525/QIC-1000/ QIC-2GB/QIC-4GB Formats → See Chapter 5, Section 5.4.

7.3.7. Unrecoverable Read Error

If the Drive has tried to reread the same block the number of times specified by the Write Retry Count, see Section 7.3.6., it will abort the Read command and send CHECK CONDITION. This should be treated as a fatal error situation where the tape is either not correctly written, is damaged in some way, or the Drive is not operating properly.

8. Hardware Interface

8.1. Power Interface

Power for the Drive is provided through a 4-pin connector. The connector type is AMP 174804-1 or equivalent. The same type is used as power connectors for 5.25-inch diskette drives and 5.25-inch fixed disk drives.

It is not necessary to keep the Reset line active during power-on, since an internal power-on reset signal is generated automatically. However, the Reset line should be active during power-up if spurious commands may be issued from the host interface during the power-on period.

8.2. Introduction to the Signal Interface

The Drive interfaces to a host adapter according to the proposed *SCSI-2 X3.131 - 1994 Standard*.

The SCSI-bus consists of 18 signal lines. Nine control the bus; nine are used for an eight-bit bidirectional data interface with odd parity. Communication may be performed synchronously or asynchronously. The Drive should be connected to the bus with a 50-pin flat-ribbon connector. Single ended drivers and receivers allow a maximum cable length of 6 meters (20 feet). The SCSI Hard Reset option is implemented.

8.3. Definition of Terms

The following terms are widely used:

Term	Description
Asserted Signal	A signal which is driven to the logical 1 state. In this document an asserted signal is always shown in “high level”.
Bus Device	A host computer or peripheral CONTROLLER which can be attached to the SCSI-bus.
CDB	Command Descriptor Block.
Connect (Select)	This function occurs when an INITIATOR selects a TARGET to start an operation.
Controller	A SCSI-BUS DEVICE (a typical TARGET) which controls one or more PERIPHERAL DEVICES.
Deasserted Signal	A signal which is driven to the logical-0 state.
Disconnect	This function occurs when a TARGET releases control of the SCSI-bus, allowing the bus to become free.
Initiator	A BUS DEVICE which requests an operation to be performed by another BUS DEVICE.
LUN	Logical Unit Number within a device.
Peripheral Device	An I/O Device such as a disk, printer or streaming tape unit.
Reconnect	This function occurs when a TARGET selects (Reselect) an INITIATOR to continue an operation after a DISCONNECT.
Target	A BUS DEVICE which performs an operation requested by an INITIATOR.

8.4. Electrical Interface

All signals are active low and use open collector drivers. The bus should be terminated in both ends.
The implementor may choose one of the following two methods to terminate each end of the bus:

1) The termination of each signal must consist of 220 ohms (±5 %) to the TERMPWR-line and 330 ohms (±5 %) to GND. Using resistors with ±1 % tolerance improves noise margins.

2) The termination of each signal must meet these requirements:

a) The terminators must each supply a characteristic impedance between 100 and 132 ohms.

b) The terminators must be powered by the TERMPWR-line. They may also receive additional power from other sources, but to obtain proper operation, this is not recommended.

c) The current available to any signal-line driver must not exceed 48 mA when the driver asserts the line and pulls it to 0.5 V DC. Only 44.8 mA of this current will be available from the two terminators.

d) The voltage on all released signal-lines must be at least 2.5 V DC when the TERMPWR-line is within specified values.

e) These conditions must be met with any legal configuration of Targets and Initiators as long as at least one device is supplying TERMPWR.

The SLR™ (TDC 4000) Series Drive implements the first termination method. However, the second method is recommended for better signal quality.

The signals from the Drive to the controller have the following output characteristics:

Signal assertion (logical 1):	Signal between 0.0 and 0.5 V with 48 mA sinking capability.
Signal deassertion (logical 0):	Signal between 2.5 and 5.25 V.

The signals from the Initiator to the Drive must have the following characteristics:

Signal assertion (logical 1):	Signal between 0.0 and 0.8 V with 0.4 mA input load.
Signal deassertion (logical 0):	Signal between 2.0 and 5.25 V.



NOTE *): Supplied by TERMPWR or +5 V through a diode switch.

Figure 8.1 Electrical Interface Connector Specifications

8.4.1. Drive Interface Connector Layout

The Drive is connected to the SCSI-bus with a 50-pin ribbon cable. The single ended option is used. The signal pin-numbers and names are listed in Table 8.1 below:

Signal Mnem.	Pin	GND Return Pin	Signal Name
-DB(0)	2	1	Data Bus
-DB(1)	4	3	|
-DB(2)	6	5	|
-DB(3)	8	7	|
-DB(4)	10	9	|
-DB(5)	12	11	|
-DB(6)	14	13	|
-DB(7)	16	15	Data Bus
-DB(P)	18	17	Data Bus Parity
GND		19	
GND		20	
GND		21	
GND		22	
GND		23	
GND		24	
TERMPWR	26	25	
GND		27	
GND		28	
GND		29	
GND		30	
-ATN	32	31	Attention
GND		33	
GND		34	
-BSY	36	35	Busy
-ACK	38	37	Acknowledge
-RST	40	39	Reset
-MSG	42	41	Message
-SEL	44	43	Select
-C/D	46	45	Control/Data
-REQ	48	47	Request
-I/O	50	49	Input/Output

Table 8.1 Signal Pin-layout

8.4.2. Bus Signals

The 9 control and 9 data signals are listed below:

Signal Name	Description
BSY (Busy)	An “or-tied” signal which indicates that the bus is occupied.
SEL (Select)	An “or-tied” signal which is used by an Initiator to select a Target, or by a Target to reselect an Initiator.
C/D (Control/Data)	A signal driven by the Target to signal whether control or data information is on the bus. Assertion indicates control.
I/O (Input/Output)	A signal driven by the Target to control the direction of the data bus with respect to the Initiator. Assertion indicates input to the Initiator.
MSG (Message)	A signal driven by the Target indicating the message phase.
REQ (Request)	A signal driven from the Target indicating a request for an REQ/ACK handshake.
ACK (Acknowledge)	A signal driven by an Initiator to indicate acknowledgment of an REQ/ACK handshake.
ATN (Attention)	A signal driven by an Initiator indicating that a message is available for the Target.
RST (Reset)	An “or-tied” signal which indicates the *Reset* condition.
DB(7-0) and DB(P) (Data Bus)	Eight data bit signals comprise the data bus. DB(7) is the most significant bit, and has the highest priority during arbitration. DB(P) is the data bus parity (odd). Each of the eight data signals DB(7) through DB(0) is uniquely assigned as a Target or Initiator bus address (i.e. SCSI DEVICE ID). This identification is normally assigned and strapped during system configuration.

8.5. Bus Phases

The communication and data-exchange on the SCSI-bus are based on a well defined protocol with eight distinct operational phases. The bus can never handle more than one phase at a time. The phases are:

- Bus Free Phase
- Arbitration Phase
- Selection Phase
- Reselection Phase

- Command Phase
- Data Exchange Phase
- Status Phase
- Message Phase

These four phases are collectively termed the Information Transfer Phase

The SLR™ (TDC 4000) Series SCSI Drives support the Arbitration and Reselection features which are optional features in the SCSI-standard.

8.5.1. Summary of SCSI-bus Phases

The SCSI-bus has several distinct bus phases. Each phase is denoted by the BSY, SEL, MSG, C/D and I/O-lines.
During the ARBITRATION and SELECTION/RESELECTION-phases, the BSY and SEL lines will change, and this is marked with - 0/1 - in Table 8.3 below.
The ARBITRATION and SELECTION-phases are controlled by the Initiator.
After the Target is selected, it should select the correct bus phases.
The ARBITRATION and RESELECTION-phases are controlled by the Target.

Bus Phase	BSY	SEL	MSG	C/D	I/O
Bus Free	0	0	0	0	0
Arbitration	1	0/1	0	0	0
Selection	0/1	1	0	0	0
Reselection	0/1	1	0	0	1
Command	1	0	0	1	0
Data Out	1	0	0	0	0
Data In	1	0	0	0	1
Status	1	0	0	1	1
Message Out	1	0	1	1	0
Message In	1	0	1	1	1

Table 8.3 Summary of SCSI-bus Phases

8.5.2. Bus Free Phase

The Bus Free Phase, indicating that the bus is free for use, is invoked by all signal lines being deasserted. All devices must release their bus signals (within a bus-clear delay of maximum 800 ns) after deassertion of BSY and SEL. To recognize the Bus Free Phase, devices have to test that both BSY and SEL are not asserted (simultaneously within a deskew delay), and that the Reset condition is not active.

8.5.3. Arbitration Phase

The SCSI-bus allows multiple host configurations. To avoid bus-crash situations in a configuration like this, the devices have to arbitrate for the bus. If more than one device is requesting the bus simultaneously, the one with the highest priority (highest SCSI ID no.) will win the bus. To arbitrate, the device has to test that the bus is in the Bus Free Phase. (See Section 8.5.2). Then it waits for a bus-free delay of minimum 800 ns before it asserts BSY, and the data-bit corresponding to the SCSI ID number, on the bus. The device will then wait for the arbitration delay (min. 2.4 μs) before testing if the arbitration was won. If so, it asserts SEL to claim the bus, and enters the Selection Phase. All devices that have lost the arbitration (devices that recognize a higher address on the bus than their own), should immediately deassert BSY and their bus address bit. Parity is not valid during the arbitration phase.

8.5.4. Selection Phase

For single host systems, the Selection Phase can be entered after having detected the Bus Free Phase. The Initiator will assert its own device address and the device address of the wanted Target on the bus. After a 90 ns delay, it also asserts SEL. The Target will respond by asserting BSY and the Initiator should then deassert SEL.

For systems using arbitration, the following must be done - in this order:

① SEL must be asserted when going from Arbitration to Selection phase.

② When the Initiator asserts SEL, all other arbitrating devices must leave the bus within a bus-clear delay (maximum 800 ns).

③ After one bus-clear plus one bus-settle delay (min. 1.2 µs), the Initiator can put its own address and that of the Target on the bus.

④ The Initiator should wait at least two deskew delays (min. 90 ns), then release BSY.



Figure 8.2 Arbitration, Selection and Message Out Phases

⑤ The Target will determine that it is selected when SEL and its SCSI ID-bit are true and BSY and I/O are false for at least a bus settle delay (400 ns). The selected Target examines the data bus to determine the Initiator's SCSI ID. The selected Target will then assert BSY within a selection abort time of its most recent select detection.

⑥ No less than two deskew delays (90 ns) after the Initiator detects BUSY true it will release SEL and may change the data bus. The Drive will wait until SEL is false before asserting REQ to enter an information transfer phase.

Parity is valid for this phase. If a parity error is detected during selection or if more than two SCSI IDs are on the bus, the Target will not respond by asserting BSY. The Initiator should detect this as a timeout.

After selection, the Initiator may initiate the Message Out phase by setting ATN along with SEL. This will inform the Target that a Message Out Phase is expected. In this Phase the Initiator will then send an Identify Message to the Target. This will establish a logical path between the two and enable the Initiator to inform the Target that it supports deselection. See Section 8.5.10. Message Out Phase.

8.5.5. Reselection Phase

Disconnection is used by the Target to let other devices use the SCSI-bus during time consuming operations. The Reselect option is activated if the Initiator issues an Identify message - with the Disconnect Privilege bit set to one - immediately following the Selection Phase. (See Section 8.5.4). Hereby the Initiator signals that the Drive is allowed to disconnect. If the Target decides that a particular command will consume a lot of time, it will send the Disconnect Message In, and release the bus. When the Target wants contact again, it will have to go through the Reselection Phase. This Phase is similar to the Selection Phase, except that the I/O line is asserted.

Before the Target can reselect, it must first go through the Arbitration Phase to gain control of the bus. Then the following sequence takes place:

① Having gained control of the bus, the Target can enter the Reselection Phase by asserting SEL and I/O.

② The Initiator responds to the reselection by asserting BSY.

③ Then the Initiator waits for the Target to deassert SEL before it again deasserts BSY.



Figure 8.3 Arbitration, Reselection and Message In Phases

Since the Target will assert BSY before it deasserts SEL, the “or-tied” BSY line remains asserted, even if the Initiator deasserts BSY.

The Reselection Phase will always be followed by a Message In Phase that will report Identify Message. This helps the Initiator to see which device that reselects if the Initiator should have issued commands to more than one device.

8.5.6. Command Phase

The Command Phase follows directly after Selection or Identify Message Out. It allows the Target to obtain command information from the Initiator.

The Command Phase is entered with BSY and C/D asserted and SEL, ATN and I/O deasserted. After a bus settling delay of at least 400 ns the Target requests the first byte in the Command Descriptor Block by asserting REQ. The Initiator responds by placing the first byte on the bus and asserting ACK. The Target notices this and deasserts REQ. The Initiator should then deassert ACK.

The first byte is now transferred. The Target will continue ask for additional bytes until the entire Command Descriptor Block is transferred, and the Command Phase is ended.



Figure 8.4 Command Phase Sequence

8.5.7. Data Exchange Phase

The Data Exchange Phase includes both the Data Out Phase and the Data In Phase. In both cases the C/D and MSG lines will be deasserted, and BSY asserted.

The Data Out Phase allows data to be transferred from the Initiator to the Target in the following way:

① The Target deasserts I/O.

② For each byte, the Target asserts REQ.

③ The Initiator responds by placing data on the bus and then asserting ACK.

④ The Target reads the byte and deasserts REQ, whereupon the Initiator deasserts ACK.



Figure 8.5 Data Out Sequence

This completes the byte transfer. This cycle is repeated until the last data byte has been transferred.

The Data In Phase allows data to be transferred from the Target to the Initiator in the following way:

① The Target asserts I/O.

② For each byte, the Target asserts REQ.

③ The Initiator reads the byte and asserts ACK.

④ The Target releases the data bus and deasserts REQ, whereupon the Initiator deasserts ACK.



Figure 8.6 Data In Sequence

This completes the byte transfer. This cycle is repeated until the last data byte has been transferred.

8.5.8. Status Phase

The Status Phase is entered when the Drive has completed a command execution, or if a non-recoverable error has occurred. In this phase BSY, C/D and I/O will be asserted and SEL and MSG deasserted. After a bus settle delay of at least 400 ns, the Drive puts the status byte on the bus and asserts REQ. The Initiator should read the byte and assert ACK. This causes the Target to deassert REQ, whereupon the Initiator can deassert ACK.

8.5.9. Message In Phase

The Message In Phase is used in three ways:

① The Drive will generate the Message In Phase by asserting the MSG, C/D and I/O lines.

② After a bus-settle delay of 400 ns the Drive puts the Message Byte on the bus and asserts the REQ signal.

③ The Initiator reads the Message Byte and asserts ACK.

④ The Drive deasserts REQ and the Initiator can in turn deassert ACK.

⑤ The Message In Phase terminates when the Drive deasserts MSG.



Figure 8.7 Status and Message In Phases

8.5.10. Message Out Phase

The Message Out Phase is used in the following way:

① When an Initiator signals that disconnection is allowed.

② When an Initiator has detected a parity error.

③ When it aborts a command.

④ When it resets a Target without resetting the whole bus.

⑤ When the Initiator and the Drive negotiates synchronous transfer parameters.

The Message Out Phase has the following sequence:

① The Initiator starts by asserting the ATN line. The handshake protocol for the Identify Message is like the one described in Section 8.5.3, Selection Phase.

② The assertion of ATN enables the Target to know which transfer the message refers to.

③ When the Drive detects that ATN is asserted, it enters the Message Out Phase by asserting MSG and C/D while deasserting I/O.

④ After a bus settling delay of at least 400 ns, the Target asserts REQ.



Figure 8.8 Attention Interlock and Message Out Transfer

⑤ The Initiator places the message byte on the bus and asserts ACK.

⑥ The Target then deassert REQ, and the Initiator can deassert ACK.

⑦ The Message Out Phase terminates when the Target deasserts MSG.

8.6. Bus Conditions

The bus has two asynchronous conditions:

- **Attention Condition**
- **Reset Condition**

These conditions cause certain bus device actions and can alter the bus phase.

8.6.1. Attention Condition

The Attention Condition allows an Initiator to inform a Target that it has a message ready. The Target may get this message by performing a Message Out Phase.

The Initiator creates the attention condition by asserting ATN at any time except during the Arbitration or Bus Free Phases.

The Initiator must negate the ATN-signal at least two deskew delays before asserting ACK while transferring the last byte of the message. An exception is the Identify Message which may be followed by another Message Out.

The Initiator must assert ATN at least two deskew delays (90 ns) before negating the ACK-signal for the last byte transferred in a Bus Phase for the Attention condition to be honored before transition to a new Bus Phase. Asserting ATN later might not be honored until a later Bus Phase and then may not result in the expected action.

The Drive will respond with Message Out Phase as follows:

a) If ATN becomes true during a Command Phase, the Target will enter Message Out Phase after transferring all of the Command Descriptor Block bytes.

b) If ATN becomes true during a Data Phase, the Target will enter Message Out Phase at the Target's earliest convenience (see the SCSI functional specifications for details).
The Initiator will continue REQ/ACK handshakes until it detects the phase change.

c) If ATN becomes true during a Status Phase, the Target will enter Message Out Phase after the Status Byte has been acknowledged by the Initiator.

d) If ATN becomes true during a Message In Phase, the Target will enter Message Out Phase before it sends another message. This permits a Message Parity Error message from the Initiator to be associated with the appropriate message.

e) If ATN becomes true during a Selection Phase and before the Initiator releases BSY, the Target will enter Message Out Phase immediately after that Selection Phase.

f) If ATN becomes true during a Reselection Phase, the Target will enter Message Out Phase after the Target has sent its Identify message for that Reselection Phase.

8.6.2. Reset Condition

The Reset Condition occurs when one of the devices on the SCSI-bus asserts RST. It is used to immediately clear all devices from the bus, and reset their associated equipment. Regardless of prior bus phase, the bus enters the Bus Free Phase. The Reset Condition must last at least 25 μs.

8.6.3. Phase Sequencing

The bus phases follow a prescribed sequence. However, the Reset Condition can abort any phase and force the bus to the Bus Free Phase. The Phase Sequence for systems with or without Arbitration are shown in the figures below:



Figure 8.9 Phase Sequencing for systems using Arbitration



Figure 8.10 Phase Sequencing for non-arbitrating systems

9. Software Interface

9.1. General Information

The software interface descriptions will be contained in two separate manuals, available from our Marketing & Sales Department:

- *SLR™ (TDC 4000) Series SCSI-2 Interface, Functional Specifications*
- *TDC 4100/TDC 4200 Series SCSI-1 Interface, Functional Specifications*

10. Selftest and Preventive Maintenance

10.1. Selftests

The Drive supports extensive selftest possibilities which will simplify the testing of the Drive. Different types of selftest procedures are provided, plus additional tests for use in the production process, can be executed:

① Power-Up Test
② Reset Test
③ Selftest 2 (Customer Incoming Inspection)
④ QA-Test

In addition:

⑤ Burn-In Test (For Production Use)
⑥ Drive Adjustments and Test (For Production Use)

10.2. Test Operations

10.2.1. Power-Up Test

Each time the power is turned on, the Drive will go through a power-up selftest routine before it will be accessible to the Host system. This test will check most of the digital hardware.

① **Flash-Memory Test**
The complete 128 KByte, so-called FLASH MEMORY, is tested by a check-sum test. All bytes are added together and compared by a 32-bit check-sum in the memory. Time consumption is approximately 600 ms.

② **CPU Test**
Most of the instruction-set for the microprocessor is tested. The test is divided into an arithmetic, a logical and a data-move test.
A fixed sequence of instructions is executed, then the result is checked against a pre-calculated answer.

③ **Scratch Pad RAM (Static RAM) Test**
The static RAM is tested by writing and reading 55H and AAH data patterns to/from all RAM-cells.

④ **Drive Controller Test**
The hardware for Write- and Read formatting will be tested. The Drive Controller chip is placed in digital loopback mode and 1 data-block is fed into the Write Sequencer by the DMA0 channel. The last 8 bytes in the block + CRC are read back from the Read Sequencer and compared. CRC is also checked, both for the QIC-120/QIC-150 and QIC-525/QIC-1000/QIC-2GB/QIC-4GB formats.

⑤ **SCSI Controller Test**
Data is transferred from the microprocessor to the SCSI Controller, read back and checked.

⑥ **EDC Controller Test**
The following tests will be performed at Power-Up:

6.1 Test of DMA0
A data block is sent to the Drive Controller (in Test Mode) then read back and checked.

6.2 Test of DMA1
A block is copied in the Data Buffer, read back and checked.

6.3 Test of the ECC Channel
14 blocks (the data-part of a frame) are written to the Data Buffer. ECC is generated and checked.
After this, one byte in the data-part is "bombed". Then the ECC Channel should regenerate the bad block which in turn is read back and checked.

6.4 MPU Transfer
Data is written to the Data Buffer - then read back and checked.

6.5 Data Buffer Test (Dynamic RAM)
The Buffer is tested with Write and Read using the DMA1 in the EDC Controller. The data pattern is 55H and AAH. Time consumption is approximately 350 ms.
The entire 256 KByte buffer is filled with the test pattern, then read back and compared. Both Parity and Compare Errors are checked.

- Speed Monitor Tests
- Sensor Holes Detector Tests
- RCLK Tests

SLR4 2.5/5.0GB and SLR5 4.0/8.0GB Only

6.6 Data Compression Test (SLR4 2.5/5.0GB and SLR5 4.0/8.0GB only)
Data is transferred from the microprocessor to the ALDC1-5S chip, read back and checked.

10.2.2. Reset Test

Each time the Drive is reset it will go through a fast and simple selftest routine before it will be accessible to the Host-system. Most of the digital hardware circuitry tested in the Power-Up Test will be tested, but the degree of fault-coverage for the tests are much lower.

10.2.3. Selftest 2 (Customer Incoming Inspection)

Test Activation

Selftest 2 is activated either by a jumper setting on the Service Port (see Section 10.3) or by a SCSI command (see also Chapters 4 and 9).

Test Description

The test is a Write/Read test. Two tracks are written in files of 800 blocks. Between each file the tape stops and backspaces before a new file is appended. Data Append is included to test the Erase circuitry.

The data pattern in each block alternates between three patterns. One block is written with a block count pattern, the next with 29H pattern and the last with 60H pattern. This sequence is then repeated.

After each file and when all files are written, the number of rewrites is compared to the corresponding rewrite limit. (10 % rewrites are allowed per file. 2 % is the total limit).

If the number of rewrites is above the limit, the test is aborted and the RED front LED is blinking an Selftest-Error Code (customer dependent).

After the Write test the tape is rewound to BOT.

If the Write test detects no errors, a Read test is performed. Here the data is read file-by-file from the tape in streaming mode.

During the Read test NO “hard” rereads are allowed. If rereads should occur the Read test will be performed again. If the rereads still occur it is considered to be a “hard” error and the test is aborted. The RED front LED is blinking an Selftest Error Code (customer dependent).

NOTE:
The ECC function is turned OFF during Read.

If no rereads occur during the second Read test it is considered a “soft” error and no error is reported when the test returns.
If the test fails again, it is aborted, and the RED front LED is blinking an Selftest Error Code (customer dependent).

Test OK!

If the test run OK, the GREEN front LED will be blinking (customer dependent).

See the list of Selftest Error Codes in Appendix A.

10.2.4. QA Test

① **Wind/Rewind Test**

This test will do a continuous WIND and REWIND between BOT and EOT with head-cycling until power is turned off.
The front LED is set to steady GREEN during this test.

No Error Checking is performed.

② **Erase FWD/REV Test**

This test will run the tape continuously forward and reverse between BOT and EW with the ERASE current ON in both directions until power is turned off.
From FW revision 07.10 for TDC 4000 Series, SLR5 Series and TDC 3820 MK2 drives, the tape speed is set according to tape type. See table on the following page.

No Error Checking is performed.

The front LED is set to steady RED during this test.

NOTE:
This test will NOT step the head up and down while running, but step to the next logical track at track boundaries.

③ **Write and Erase FWD/REV Test**

This test will run the tape continuously forward and reverse between BOT and EW with ERASE and WRITE currents ON in both directions until power is turned off.
From FW revision 07.10 for TDC 4000 Series, SLR5 Series and TDC 3820 MK2 drives, the tape speed is set according to tape type. See table on the following page.

No Error Checking is performed.

The front LED will be blinking GREEN during this test.

NOTE:
This test will NOT step the head up and down while running, but step to the next logical track at track boundaries.

The following table shows the dependencies between tape type and tape speed:

Tape Type	Tape Speed for TDC 4000 Series & TDC 3800 MK2	Tape Speed for SLR5 Series
DC300XLP	96 ips	96 ips
DC600A	96 ips	96 ips
DC6150	96 ips	96 ips
DC6320	120 ips	120 ips
DC6525	120 ips	120 ips
DC9100	53 ips	53 ips
DC9135	70 ips	95 ips
DC9210	70 ips	95 ips
DC9100L	80 ips	107 ips
DC9100S	80 ips	107 ips
DC9135SL	70 ips	95 ips
DC9100FW	80 ips	107 ips
DC9120XL	80 ips	107 ips
DC9200	70 ips	95 ips
DC9200S	70 ips	95 ips
DC9200XL	70 ips	95 ips
DC9164	70 ips	95 ips
DC9210XL	70 ips	95 ips
DC9210SL	70 ips	95 ips
DC9164XL	70 ips	95 ips
DC9500	70 ips	95 ips
DC9400	70 ips	76 ips
DC9400S	70 ips	76 ips
Unknown	96 ips	96 ips

10.2.5. Drive Adjustments and Test (For Production Use)

The Drive Acceptance Test is the final (and only) test of the complete drive during the production process.

The test consists of two main parts:

- **Adjustments and calibrations**
- **Performance tests**

① The following adjustments and calibrations are done fully automatically by the Drive:

- Write Current adjustment
- Write Balance adjustment
- Read Gain adjustment
- Pulse Slimming adjustment
- Read Clock Frequency adjustment
- Head Calibration

The ***Write Current Adjustment*** adjusts the Write current to the specified optimal saturation points for the different tape formats.

The ***Write Balance Adjustment*** adjusts the Write Balance to optimal symmetry in the Read-channel.

The ***Read Gain Adjustment*** adjusts the Read-channel gain to obtain the specified output from the Read-channel.

The ***Pulse Slimming Adjustment*** is adjusted to compensate for the variation in resolution of different read heads.

The ***Read Clock Frequency*** is adjusted to match the different tape format and speed combinations.

The ***Head Calibration*** executes a normal head-calibration and stores the step count in the EEPROM.

② The following performance tests are done:

- Read/Write test
- Erase and Noise tests
- Crossfeed test
- Track Alignment test
- Bitshift Performance Control

The ***Read/Write Test*** performs normal reading and writing while the performance of the Drive is carefully monitored.

The ***Erase and Noise Test*** checks if the Erase performance is inside the specifications and that the noise in the Read-channel is lower than the specified limit (motor running).

The ***Crossfeed Test*** tests if the Head crossfeed is inside the specifications.

The ***Track Alignment Test*** checks the Track-Seek function.

The ***Bitshift Performance Control*** tests that the bitshift is inside the specified limits.

10.3. How to Activate the Manual Tests

10.3.1. Jumper Test Interface

Depending on the Address Jumper setting, the corresponding test will be performed if the Selftest Jumper is installed:

Function Name	Test Jmp.	Address	SEL2	SEL1	SEL0
Burn-In Test (Production FW only)	X	0			
Selftest 2	X	1			X
Reserved	X	2		X	
Reserved	X	3		X	X
Reserved	X	4	X		
Erase FWD/REV Test	X	5	X		X
Write & Erase FWD/REV Test	X	6	X	X	
Wind/Rewind Test	X	7	X	X	X

"X" indicates jumper installed.

If a "Reserved"-test is selected, the front LED will immediately be set to steady GREEN, and the Drive will be locked.

10.4. Preventive Maintenance

The only maintenance normally required is to clean the read/write head. It may be cleaned through the cartridge slot.

Recommended equipment for head cleaning is:



DPCC-6000 5.25-inch Dry Process Cleaning Cartridge

Ordering No.: 5678

IMPORTANT!
Do not use any hard or sharp objects that might scratch the surface of the head! Even small scratches may damage the head permanently!

Always clean the head immediately after using a new cartridge, and if large numbers of rewrite- or reread operations are performed. The Head should also be immediately cleaned if "hard" Read or Write errors occur.

Use only certified quality cartridges for the SLR™ (TDC 4000) Series Drives. Do not use worn or audibly noisy cartridges. Cartridges which repeatedly require rewriting of large numbers of blocks per track should also be rejected.

IMPORTANT NOTICE!
We recommend that a cleaning operation is performed for every 50 hours of tape running, or after every 7 days of power-on, whichever situation occurs first!

If the Drive is operated in an industrial environment with a high level of contamination/dust - it is recommended that the Drive is installed in an external, shielded enclosure and that the head is cleaned prior to use!

App. A. Selftest Error Codes

This Appendix lists the various Selftest Error Codes which are divided into two major categories:

1) Selftest Error Codes for External Use
2) Selftest Error Codes for Internal Use Only

These two categories are split into different groups:

1) Selftest Error Codes for External Use
- Group 0: Selftest Errors
- Group 1: Tape Read/Write Errors
- Group 2: Tape Status Errors
- Group 3: Cartridge Related Errors

2) Selftest Error Codes for Internal Use Only
- Group 4: Copy Related Errors
- Group 5: Bus Related Errors
- Group 6: Acceptance Test Related Errors
- Group 7: Miscellaneous Errors

A.1. Selftest Error Codes for External Use

The following Error Codes may occur when Selftest 2 is run and are supported for customers:

A.1.1. Group 0: Selftest Errors

STM Error	Includes E$xxx	Description
$01	E$STM_CPU	Selftest Microprocessor Error
$02	E$STM_INTRAM	Selftest Internal RAM Error
$03	E$STM_EXTRAM	Selftest External RAM Error
$04	E$STM_BUFFER	Selftest Buffer Error
$05	E$STM_EDC	Selftest EDC Controller Error
$06	E$STM_DRVCON	Selftest Drive Controller Error
$07	E$STM_SCSI	Selftest SCSI Controller Error
$08	E$STM_READ	Selftest Read Error
$09	E$STM_WRITE	Selftest Write Error
$0A	E$TCM_SAF1	SAFE* was high when it should be low
$0B	E$TCM_SAF0	SAFE* was low when it should be high
$0C	E$TCM_VLT1	WRVOLT was too high
$0D	E$TCM_VLT0	WRVOLT was too low
$0E	E$TCM_ERN1	ERVOLT was too high
$0F	E$TCM_ERN0	ERVOLT was too low
$10	E$STM_BURNIN	Burn-In attempted while disabled
$11	E$FEP_ERASE_EXHAUSTED	Erase retries exhausted
$12	E$FEP_ERASE_MISMATCH	Mismatch when reading erased FLASH
$13	E$FEP_WRITE_EXHAUSTED	Write retries exhausted
$14	E$FEP_VERIFY_MISMATCH	Mismatch when verifying complete FLASH
$15	E$FEP_BUFFER_MISMATCH	Mismatch when verifying buffer contents
$16	E$FEP_BAD_BUFADDR	Illegal FLASH-offset in Data Buffer
$17	E$FEP_CRC_FAIL	CRC-check fail in Data Buffer
$18	E$STM_NOT_IMPLEMENTED	Selftest Primitive not implemented
$19	E$STM_TIMEOUT	Timeout in EEPROM Read
$1A	E$FEP_HEADER_FAIL	Microcode header fail
$1B	E$STM_RD_COUNT	Selftest Read-count Error
$1C	E$STM_WR_COUNT	Selftest Write-count Error
$1D	E$FEP_UNKNOWN_FLASH	Unknown FLASH-type installed
$1E	E$STM_DCOMP	Data Compression Controller Error
$1F	E$STM_AIO or E$STM_SIO	TDC 1011 (Digital AIO) Controller Error TDC 1018 (Analog AIO) Controller Error or TDC 1019 (SIO) Controller Error

A.1.2. Group 1: Tape Read/Write Errors

STM Error	Includes E$xxx	Description
$20	E$BTD_RTRY	Read Retries Exhausted
$21	E$WRT_APFAIL	Append Failure
$22	E$WRT_EOM	End of Media Detected
$23	E$WRT_REWRITE	Maximum number of Rewrites
$24	E$BTD_APUF	Write Append uncomplet Frame reported
$25	E$BTD_CFMT	Incompatible Media Type. Cannot use this Cartridge for the selected Tape Format.
$26	E$BTD_TFMT	Incompatible Tape Format. Cannot append data with the selected Tape Format.
$27	E$STE_ILLN	Illegal Length Error
$28	E$TCM_CFMT	Inappropriate Cartridge Type
$29	E$WRT_ENHWRITE	Failed during Enhanced Rewrite
$2A	E$WRT_DEVDIR	Writing Device Directory failed
$2B	E$BTD_RDDD	Read Device Directory Error
$2C	E$TEM_DEVDIR	Read Device Directory Error (Internal)
$2D	E$DCM_MISC	Compression Check Miscompare Error
$2E	E$BTD_SALG	Decompression Exception Short Algorithm
$2F	E$BTD_LALG	Decompression Exception Long Algorithm

A.1.3. Group 2: Tape Status Related Errors

STM Error	Includes E$xxx	Description
$40	E$BTD_FIMK	Filemark detected during Read/Space
$41	E$BTD_PSEW	PSEW detected on current Partition, Write
$42	E$BTD_RDWR	Read Command after Write Command
$43	E$BTD_WRRD	Write Command after Read Command (Append) Error
$44	E$TEM_EOR	End of Recorded Area detected on current Partition
$45	E$TEM_EOREW	EOR at Early Warning detected
$46	E$TEM_PEOP	Physical End of Partition detected
$47	E$BTD_SEMK	Setmark detected during Read/Space
$48	E$BTD_IWSD	Illegal Write Sequence in Dual Partition Mode
$49	E$BTD_SPEW	PSEW detected on current Partition, Read
$4A	E$TCM_RAMP	Error when ramping up the capstan motor

A.1.4. Group 3: Cartridge Related Errors

STM Error	Includes E$xxx	Description
$60	E$TCM_CFST	Fast Cartridge
$61	E$TCM_CRMD	Cartridge removed
$62	E$TCM_CSLW	Slow Cartridge
$63	E$TCM_CSTK	Stuck Cartridge
$64	E$TCM_NODATA	No Data found (blank cartridge)
$65	E$TCM_NTEF	No Tape Edge found
$66	E$TCM_SENS	Illegal Sensor condition
$67	E$TCM_TIME	Operation takes too long time
$68	E$TCM_TRUN	Tape Run-out
$69	E$BTD_WPRO	Cartridge Write Protected
$6A	E$STE_NCAR	Cartridge not Present
$6B	E$TCM_MEDERR	Signal detected between BOT and LP, but not a legal Reference Burst
$6C	E$TCM_NSIG	No signal from tape during Write
$6D	E$TCM_DCC	Dry cleaning cartridge, normal load aborted
$6E	E$CAM_SENS	Illegal CAM Sensor Condition
$6F	E$STE_PREV	Eject prevented

A.2. Selftest Error Codes for Internal Use Only

The following Error Codes are for Tandberg Data ASA internal use only. These Error Codes should normally *not* occur during a Burn-In.

A.2.1. Group 4: Copy Related Errors

STM Error	Includes E$xxx	Description
$80	E$SIE_CILC	Copy, Cannot Execute since Host cannot Dis-connect
$81	E$SIE_CHDF	Copy, Illegal Function
$82	E$SIE_CHDI	Copy, Bad Header
$83	E$SIE_CHDN	Copy, Truncated Header
$84	E$SIE_CODD	Copy, Inexact Segment, Odd number of Blocks
$85	E$SIE_CPDT	Copy, Internal Data Transfer Error
$86	E$SIE_CRES	Copy, Inexact Segment, Tape Residual
$87	E$SIE_CSGA	Copy, Address Out of Range
$88	E$SIE_CSGI	Copy, Bad ID or LUN
$89	E$SIE_CSGP	Copy, Truncated Descriptor
$8A	E$SIP_CIBS	Copy, Target Status Not GOOD STATUS or CHECK CONDITION
$8B	E$SIP_CICH	Copy, Target Status is CHECK CONDITION
$8C	E$SIP_CIDT	Copy, Parity Error in Data
$8D	E$SIP_CIDP	Copy, Parity Error in Parameter
$8E	E$SIP_CILB	Copy, Target Illegal Block Size
$8F	E$SIP_CISE	Copy, Target Selection Timeout
$90	E$SIP_CISQ	Copy, Target Phase Sequence Error

A.2.2. Group 5: Bus Related Errors

STM Error	Includes E$xxx	Description
$A0	E$STE_BADC	Bad Command Block (Unspecified)
$A1	E$STE_BADP	Bad Parameter Block (Unspecified)
$A2	E$STE_CSEQ	Command Sequence Error (Unspecified)
$A3	E$STE_ICOP	Invalid Command Operation Code
$A4	E$STE_IFIC	Invalid Field in CDB
$A5	E$STE_IFIP	Invalid Field in Parameter List
$A6	E$STE_LBOR	Logical Block Address Out of Range
$A7	E$STE_LPCH	Log Parameters have been Changed
$A8	E$STE_MPCH	Mode Parameters have been Changed
$A9	E$STE_OLAP	Overlapped Commands Attempted
$AA	E$STE_PLEN	Parameter List Length Error
$AB	E$STE_PNSP	Parameter NOT Supported
$AD	E$STE_ULUN	Unsupported LUN
$AE	E$STP_ABRT	Abort Message Received
$AF	E$STP_COMP	SCSI Parity Error, Command Block
$B0	E$STP_DTAP	SCSI Parity Error, Data Block
$B1	E$STP_IBII	Invalid Bits in IDENTITY Message
$B2	E$STP_IDMR	INITIATOR DETECTED ERROR Message Received
$B3	E$STP_MERR	Message Error
$B4	E$STP_MSGP	SCSI Parity Error, Message
$B5	E$STP_PARP	SCSI Parity Error, Parameter Block
$B6	E$STP_SRFL	Select/Reselect Failure
$B7	E$STP_SYNC	Synchronous Data Transfer Error
$B8	E$STP_ABRT2	BH1 must be aborted by BH2
$B9	E$STE_PWRN	Unit Attention, Power-up
$BA	E$STE_SRST	Unit Attention, SCSI Reset
$BB	E$STE_MCHN	Unit Attention, Microcode changed
$BC	E$STE_SOFT	Unit Attention, Soft Reset
$BD	E$STE_SRST	Interrupted by Soft Reset

A.2.3. Group 6: Acceptance Test Related Errors

STM Error	Includes E$xxx	Description
$C0	E$CSM_ADJTAB_MISS	Impossible to Create Legal Address to ADJTAB
$C1	E$CSM_BAD_ERASE	Erased Tape Signal Too High
$C2	E$CSM_BIAS_UNSTABLE	Bias Value Unstable
$C3	E$CSM_BITSHIFT	Bitshift Limit Exceeded
$C4	E$CSM_CROSSFEED	Crossfeed Limit Exceeded
$C5	E$CSM_GAIN_RANGE	Cannot Exceed the Gain Range
$C6	E$CSM_END_OF_TRACK	End of Track Detected
$C7	E$CSM_ILLEGAL_TAPE	Adjustment allowed only on DC6320 Cartridge
$C8	E$CSM_MISALIGNMENT	Misalignment Exceeded Limit
$C9	E$CSM_NOISE	Motor and/or Read Channel Noise
$CA	E$CSM_PAST_BAL_RETRIES	Maximum Number of Retries during Balance Adjustment Exceeded
$CB	E$CSM_PAST_MAX_SAMPLES	Maximum Number of samples Exceeded
$CC	E$CSM_PAST_MAX_STEPDIFF	Maximum Difference between Headtop Values Exceeded
$CD	E$CSM_PAST_MAX_TURNS	Maximum Number of Turns Exceeded
$CE	E$CSM_PAST_MAX_UNBAL	Maximum Unbalance Value Exceeded
$CF	E$CSM_READCH_NOISE	Read Channel Noise Exceeded Limit
$D0	E$CSM_REREAD	Maximum Number of Rereads Exceeded
$D1	E$CSM_REWRITE	Maximum Number of Rewrites Exceeded
$D2	E$CSM_WRITE_PROTECTED	Cartridge Write Protected
$D3	E$CSM_WRITE_UNSTABLE	Write Value Unstable
$D4	E$CSM_UNKNOWN	Unknown CSM Error
$D5	E$CSM_INVALID_ADJTAB	The Adjustment Values are Invalid
$D6	E$CSM_FACTAB_MISS	Impossible to Create Legal Address to FACTAB

A.2.4. Group 7: Miscellaneous Errors

STM Error	Includes E$xxx	Description
$E0	E$BHI_PARITY	Parity Error from Buffer to Bus
$E1	E$BTD_PBOP	Space to beginning of current Partition
$E2	E$BTD_VRFY	Data Compare Error on Verify
$E3	E$HMK_NPRC	No Process is running
$E4	E$HMK_OVFW	Stack Overflow
$E5	E$STE_BUSY	Drive is busy
$E6	E$STE_DFNN	Diagnostic failure on Component NN
$E7	E$STE_NLOD	Cartridge not Loaded
$E8	E$STE_NRRT	Cartridge has been changed (not Ready to Ready Transition)
$E9	E$STE_RECV	Recovered Error
$EA	E$STE_REOB	Recover End of Buffer
$EB	E$STE_RESC	Reservation Conflict
$EC	E$STE_RNDP	Rounded Parameter
$ED	E$STE_SREV	Read Retries exhausted in Space Reverse
$EE	E$STP_MEMP	Memory Parity Error
$EF	E$STM_EEPROM	Selftest EEPROM Verification Error
$F0	E$STM_EPROM	Selftest EPROM Error
$F1	E$STM_ILLPAR	Illegal Parameter in Function Call to STM_TEST
$F2	E$STM_REWIND	Selftest Rewind Error
$F3	E$STM_WIND	Selftest Wind Error
$F4	E$TEM_ILTERM	Illegal termination of Read Data
$F5	E$THI_PARITY	Parity Error from Buffer to Tape
$F6	E$STP_DHWR	DMA1 HW Error during Read
$F7	E$STP_DHWW	DMA1 HW Error during Write
$F8	E$HST_BLANK_EEPROM	EEPROM is not Initialized
$F9	E$STE_ILOD	Microcode download illegal during Load/-Retension
$FA	E$CAM_EJECT	Eject Detected
$FB	E$BHI_CPHD	Illegal Compression Header
$FC	E$STM_AIO_NOT_IMPL or E$STM_SIO_NOT_IMPL	TDC 1011 (Digital AIO), TDC 1018 (Analog AIO) or TDC 1019 (SIO) not implemented on tested hardware
$FD	Reserved for production	EE_STM_STAT has been set in Burn-In without setting EE_STM_BURNIN_STAT
$FE	Reserved for production	Lost Burn-In cycles in Burn-In (Burn-In Counter mismatch)
$FF	No Error	