



AN/UJK-20 COMPUTER REPERTOIRE OF INSTRUCTIONS

Table with columns: OCTAL FORMAT, CODING FORMAT, INSTRUCTION, OPERATION, C O V CC. Contains instructions like Diagnostic return, Byte load, Load (Register), etc.

Optional Math Pac Instructions Count = 31 for all zeros or all ones. ② if a ≠ # ③ a, m, y must be even

Table with columns: OCTAL FORMAT, CODING FORMAT, INSTRUCTION, OPERATION, C O V CC. Contains instructions like Algebraic Right Double shift, Algebraic Left shift, Store Multiple, etc.

② if a ≠ # ③ a, m, y must be even

Table with columns: OCTAL FORMAT, CODING FORMAT, INSTRUCTION, OPERATION, C O V CC. Contains instructions like Masked Substitute, Compare Masked (Register), Compare Masked (Indirect), etc.

Optional Math Pac Instruction ③ a, m, y must be even ④ Cannot be executed via execute remote ⑤ Must be normalized

OCTAL FORMAT o f a m	CODING FORMAT	INSTRUCTION	OPERATION	C	OV	CC
41 0 a m	XJR a,m	Index Jump Register	If (R _a) ≠ 0; (R _a) - 1 → R _a ; (R _m) → P	-	NA	-
41 1 d	LJI xD	Local Jump (Indirect)	(P) + xD → P	-	NA	-
41 2 a m	XJ a,y,m	Index Jump	If (R _a) ≠ 0; (R _a) - 1 → R _a ; Y → P	-	NA	-
41 3 a m	XJ a,*y,m	Index Jump	If (R _a) ≠ 0; (R _a) - 1 → R _a ; (Y) → P	-	NA	-
42 0 a m	JLRR a,m	Jump, Link Register (Register)	(P) + 1 → R _a ; (R _m) → P	-	NA	-
42 2 a m	JLR a,y,m	Jump, Link Register	(P) + 2 → R _a ; Y → P	-	NA	-
42 3 a m	JLR a,*y,m	Jump, Link Register	(P) + 2 → R _a ; (Y) → P	-	NA	-
43 1 d	LJLM xD	Local Jump, Link Memory	(P) + 1 → (P) + xD; (P) + xD + 1 → P	-	NA	-
43 2 00 m	JLM y,m	Jump, Link Memory	(P) + 2 → Y; Y + 1 → P	-	NA	-
43 3 00 m	JLM *y,m	Jump, Link Memory	(P) + 2 → (Y); (Y) + 1 → P	-	NA	-
44 0 a m	JZR a,m	Jump Zero (Register)	If (R _a) = 0; (R _m) → P	-	NA	-
44 1 d	LJE xD	Local Jump Equal	If CC indicates = or 0; (P) + xD → P	-	NA	-
44 2 a m	JZ a,y,m	Jump Zero	If (R _a) = 0; Y → P	-	NA	-
44 3 a m	JZ a,*y,m	Jump Zero	If (R _a) = 0; (Y) → P	-	NA	-
45 0 a m	-JNZR a,m	Jump Not Zero (Register)	If (R _a) ≠ 0; (R _m) → P	-	NA	-
45 1 d	LJNE xD	Local Jump Not Equal	If CC indicates ≠ or not 0; (P) + xD → P	-	NA	-
45 2 a m	JNZ a,y,m	Jump Not Zero	If (R _a) ≠ 0; Y → P	-	NA	-
45 3 a m	JNZ a,*y,m	Jump Not Zero	If (R _a) ≠ 0; (Y) → P	-	NA	-
46 0 a m	JPR a,m	Jump Positive (Register)	If (R _a) ≥ 0; (R _m) → P	-	NA	-
46 1 d	LJGE xD	Local Jump Greater or Equal	If CC indicates ≥ or +; (P) + xD → P	-	NA	-
46 2 a m	JP a,y,m	Jump Positive	If (R _a) ≥ 0; Y → P	-	NA	-
46 3 a m	JP a,*y,m	Jump Positive	If (R _a) ≥ 0; (Y) → P	-	NA	-
47 0 a m	JNR a,m	Jump Negative (Register)	If (R _a) < 0; (R _m) → P	-	NA	-
47 1 d	LJLS xD	Local Jump Less	If CC indicates < or -; (P) + xD → P	-	NA	-
47 2 a m	JN a,y,m	Jump Negative	If (R _a) < 0; Y → P	-	NA	-
47 3 a m	JN a,*y,m	Jump Negative	If (R _a) < 0; (Y) → P	-	NA	-
# 50 0 a m	FSUR a,m	Floating point Subtract (Register)	(R _a , R _{a+1}) - (R _m , R _{m+1}) → R _a , R _{a+1} ; Res. → R _{a+2} , R _{a+3}	0	X	X
# 50 1 a m	FSUI a,m	Floating point Subtract (Indirect)	(R _a , R _{a+1}) - (Y*, Y*+1) → R _a , R _{a+1} ; Res. → R _{a+2} , R _{a+3}	0	X	X
# 50 3 a m	FSU a,y,m	Floating point Subtract	(R _a , R _{a+1}) - (Y, Y+1) → R _a , R _{a+1} ; Res. → R _{a+2} , R _{a+3}	0	X	X
# 51 0 a m	FAR a,m	Floating point Add (Register)	(R _a , R _{a+1}) + (R _m , R _{m+1}) → R _a , R _{a+1} ; Res. → R _{a+2} , R _{a+3}	0	X	X
# 51 1 a m	FAI a,m	Floating point Add (Indirect)	(R _a , R _{a+1}) + (Y*, Y*+1) → R _a , R _{a+1} ; Res. → R _{a+2} , R _{a+3}	0	X	X
# 51 3 a m	FA a,y,m	Floating point Add	(R _a , R _{a+1}) + (Y, Y+1) → R _a , R _{a+1} ; Res. → R _{a+2} , R _{a+3}	0	X	X
# 52 0 a m	FMR a,m	Floating point Multiply (Register)	(R _a , R _{a+1}) · (R _m , R _{m+1}) → R _a , R _{a+1} ; R _{a+2} , R _{a+3}	0	X	X
# 52 1 a m	FMI a,m	Floating point Multiply (Indirect)	(R _a , R _{a+1}) · (Y*, Y*+1) → R _a , R _{a+1} ; R _{a+2} , R _{a+3}	0	X	X
# 52 3 a m	FM a,y,m	Floating point Multiply	(R _a , R _{a+1}) · (Y, Y+1) → R _a , R _{a+1} ; R _{a+2} , R _{a+3}	0	X	X
# 53 0 a m	FDR a,m	Floating point Divide (Register)	(R _a , R _{a+1}) / (R _m , R _{m+1}) → R _a , R _{a+1} ; Rem. → R _{a+2} , R _{a+3}	0	X	X
# 53 1 a m	FDI a,m	Floating point Divide (Indirect)	(R _a , R _{a+1}) / (Y*, Y*+1) → R _a , R _{a+1} ; Rem. → R _{a+2} , R _{a+3}	0	X	X
# 53 3 a m	FD a,y,m	Floating point Divide	(R _a , R _{a+1}) / (Y, Y+1) → R _a , R _{a+1} ; Rem. → R _{a+2} , R _{a+3}	0	X	X
54 0 a m	LARR a,m	Load Address Register (Register)	(R _m) → AR _r SEE LEGEND	-	NA	-
54 1 a m	LARI a,m	Load Address Register (Indirect)	(Y*) → AR _r	-	NA	-
54 3 a m	LARM a,y,m	Load Address Register Multiple	(Y, ..., Y + u) → AR _r , ..., AR _r + u	-	NA	-
55 0 a m	SARR a,m	Store Address Register (Register)	(AR _r) → R _m	-	NA	-
55 1 a m	SARI a,m	Store Address Register (Indirect)	(AR _a) → Y*	-	NA	-
55 3 a m	SARM a,y,m	Store Address Register Multiple	(AR _r , ..., AR _r + u) → Y, ..., Y + u	-	NA	-
# 56 0 a m	MDR a,m	Multiply Double (Register)	(R _a , R _{a+1}) · (R _m , R _{m+1}) → R _a , R _{a+1} , R _{a+2} , R _{a+3} ③	0	0	X
# 56 1 a m	MDI a,m	Multiply Double (Indirect)	(R _a , R _{a+1}) · (Y*, Y*+1) → R _a , R _{a+1} , R _{a+2} , R _{a+3} ③	0	0	X
# 56 3 a m	MD a,y,m	Multiply Double	(R _a , R _{a+1}) · (Y, Y+1) → R _a , R _{a+1} , R _{a+2} , R _{a+3} ③	0	0	X
# 57 0 a m	DDR a,m	Divide Double (Register)	(R _a , R _{a+1} , R _{a+2} , R _{a+3}) / (R _m , R _{m+1}) → R _{a+2} , R _{a+3} ; Rem. → R _a , R _{a+1} ③	0	X	X

Optional Math Pac Instructions

③ a,m,y must be even

OCTAL FORMAT o f a m	CODING FORMAT	INSTRUCTION	OPERATION	C	OV	CC
# 57 1 a m	DDI a,m	Divide Double (Indirect)	(R _a , R _{a+1} , R _{a+2} , R _{a+3}) / (Y*, Y*+1) → R _{a+2} , R _{a+3} ; Rem. → R _a , R _{a+1} ③	0	X	X
# 57 3 a m	DD a,y,m	Divide Double	(R _a , R _{a+1} , R _{a+2} , R _{a+3}) / (Y, Y+1) → R _{a+2} , R _{a+3} ; Rem. → R _a , R _{a+1} ③	0	X	X
60 0 a m	LLRS a,m	Literal Logical Right Shift	Shift (R _a) right m places, zero fill	0	0	X
60 1 a m	LARS a,m	Literal Algebraic Right Shift	Shift (R _a) right m places, sign fill	0	0	X
60 2 a m	LLRD a,m	Literal Logical Right Double shift	Shift (R _a , R _{a+1}) right m places, zero fill ③	0	0	X
60 3 a m	LARD a,m	Literal Algebraic Right Double shift	Shift (R _a , R _{a+1}) right m places, sign fill ③	0	0	X
61 0 a m	LALS a,m	Literal Algebraic Left Shift	Shift (R _a) left m places, zero fill	0	X	X
61 1 a m	LCLS a,m	Literal Circular Left Shift	Shift (R _a) left circular m places	0	0	X
61 2 a m	LALD a,m	Literal Algebraic Left Double shift	Shift (R _a , R _{a+1}) left m places, zero fill ③	0	X	X
61 3 a m	LCLD a,m	Literal Circular Left Double shift	Shift (R _a , R _{a+1}) left circular m places ③	0	0	X
62 0 a m	LSU a,m	Literal Subtract	(R _a) - m → R _a	X	X	X
62 1 a m	LSUD a,m	Literal Subtract Double	(R _a , R _{a+1}) - m → R _a , R _{a+1} ③	X	X	X
62 2 a m	LA a,m	Literal Add	(R _a) + m → R _a	X	X	X
62 3 a m	LAD a,m	Literal Add Double	(R _a , R _{a+1}) + m → R _a , R _{a+1} ③	X	X	X
63 0 a m	LL a,m	Literal Load	m → R _a	0	0	X
63 1 a m	LC a,m	Literal Compare	(R _a) : m	X	X	X
63 2 a m	LMUL a,m	Literal Multiply	(R _{a+1}) · m → R _a , R _{a+1} ③	0	0	X
63 3 a m	LDIV a,m	Literal Divide	(R _a , R _{a+1}) / m → R _{a+1} ; ③ remainder → R _a	0	X	X
64 3 a m	BSU a,y,m	Byte Subtract	(R _a) - (Y) byte → R _a	X	X	X
65 3 a m	BA a,y,m	Byte Add	(R _a) + (Y) byte → R _a	X	X	X
66 3 a m	BC a,y,m	Byte Compare	(R _a) : (Y) byte	X	X	X
67 0 a m	UM1 a,m	User Macro	Reserved for User Macro	-	NA	-
	UM2 a,m	User Macro	Reserved for User Macro	-	NA	-
67 1 a m	UMI a,m	User Macro	Reserved for User Macro	-	NA	-
67 2 a m	UMK a,y,m	User Macro	Reserved for User Macro	-	NA	-
67 3 a m	BCX a,y,m	Byte Compare and Index By 1	(R _a) : (Y) byte : (R _m) + 1 → R _m	X	X	X
COMMAND/CHAIN INSTRUCTION						
70 0 00 00	ACR m	Channel Control	Master clear all channels			
70 0 00 04	ACR m	Channel Control	Enable external interrupts, all channels			
70 0 00 05	ACR m	Channel Control	Disable external interrupts, all channels			
70 0 00 06	ACR m	Channel Control	Enable Class III, Priority 2, 3, 4 interrupts			
70 0 00 07	ACR m	Channel Control	Disable Class III, Priority 2, 3, 4 interrupts			
70 0 a 10	CCR a,m	Channel Control	Master clear chan. a			
70 0 a 14	CCR a,m	Channel Control	Enable chan. a external interrupts			
70 0 a 15	CCR a,m	Channel Control	Disable chan. a external interrupts			
70 0 a 16	CCR a,m	Channel Control	Enable chan. a Class III, Priority 2, 3, 4 interrupts			
70 0 a 17	CCR a,m	Channel Control	Disable chan. a Class III, Priority 2, 3, 4 interrupts			
COMMAND INSTRUCTION						
71 2 a 02	ICK a,y	Initiate Input Chain	Y → Channel a Chain Pointer; initiate input chain			
71 2 a 06	OCK a,y	Initiate Output Chain	Y → Channel a Chain Pointer; initiate output chain			
71 3 a m	WIM a,y,m	Write Control Memory	(Y) → Chan. a CM _m (See Figure 6)			
72 3 a m	RIM a,y,m	Read Control Memory	Chan. a (CM _m) → Y (See Figure 6)			
76 0 a m	SICR a,y	Serial Interface Control	Set or clear chan. a discrete function per Table 3			
76 3 a m	SST a,y	Store Serial Status	Channel a Serial Status bits → Y (See Table 4)			
CHAIN INSTRUCTION						
70 3 00 00	ID 0,y	Input Data	(Y, Y+1) → BCW, BAP; initiate transfer			
70 3 01 00	ID 1,y	Output Data	(Y, Y+1) → BCW, BAP; initiate transfer			
70 3 02 00	ID 2,y	External Function	(Y, Y+1) → BCW, BAP; initiate transfer			
70 3 03 00	ID 3,y	Force External Function	(Y, Y+1) → BCW, BAP; initiate transfer			
71 2 00 m	LCMK m,y	Load Control Memory	Y → CM _m (See Figure 6)			
71 3 00 m	LCM m,y	Load Control Memory	(Y) → CM _m (See Figure 6)			
72 2 00 m	SCM m,y	Store Control Memory	(CM _m) → Y (See Figure 6)			
73 0 00 00	HCR	Halt Chain	Halt chaining			
73 0 01 00	IFR	Interrupt Processor	Generate chain interrupt			
73 0 00 00	ZF y	Zero Flag	0 → Y, 15, 14			
73 0 01 00	SF y	Set Flag	1 → Y, 15, 14			
74 2 00 00	SJMC 0,y	Serial Jump on Met Condition	Unconditional Y → CAP			
74 2 01 00	SJMC 1,y	Serial Jump on Met Condition	If suppress flag not set, Y → CAP			
74 2 02 00	SJMC 2,y	Serial Jump on Met Condition	If monitor flag set, Y → CAP			
75 0 00 m	SFSC m	Search For Sync	Perform function(s) assigned to m bits per Figure 7			
76 0 00 m	CSIR m	Serial Interface Control	Set or clear discrete function per Table 3			
76 3 00 00	CSST y	Store Serial Status	Serial Status bits → Y; See Table 4			

③ a,m,y must be even

TRIGONOMETRIC AND HYPERBOLIC FUNCTIONS
(Operation Code 37)


xBy Cartesian coordinates. Radix point assumed to be the same
 θ Angle of rotation Trigonometric mode (BAMS) Bit 15 = 180°
 v Angle of rotation Hyperbolic mode Radix point assumed between bits 15 and 14
 K 0.46672_g
 K₁ 1.15217_g

CODING FORMAT	FUNCTION	INPUT PARAMETERS			OUTPUT RESULTS		
		R _a	R _{a+1}	R _{a+2}	Y → R _a	X → R _{a+1}	W → R _{a+2}
0 f a m							
37 0 a 00	Trigonometric vector	y	x	0	$X = \frac{R_a}{K} \sqrt{x^2 + y^2}$	$W = \beta = \tan^{-1} \frac{y}{x}$	
37 0 a 01	Trigonometric rotate	y	x	θ	$X = x \cos \theta - y \sin \theta$	0	
37 0 a 02	Trig. vector with prescale	y	x	0	$X = R_a \sqrt{x^2 + y^2}$	$W = \theta = \tan^{-1} \frac{y}{x}$	
37 0 a 03	Trig. rotate with prescale	y	x	θ	$X = x \cos \theta - y \sin \theta$	0	
37 0 a 04	Hyperbolic vector	y	x	0	$X = \frac{R_a}{K_1} \sqrt{x^2 - y^2}$	$W = v = \tanh^{-1} \frac{y}{x}$	
37 0 a 05	Hyperbolic rotate	y	x	v	$X = x \cosh v + y \sinh v$	0	
37 0 a 06	Hyp. vector with postscale	y	x	0	$X = x \cosh v + y \sinh v$	$W = v = \tanh^{-1} \frac{y}{x}$	
37 0 a 07	Hyp. rotate with postscale	y	x	v	$X = x \cosh v + y \sinh v$	0	
37 0 a 01	Sin θ, COS θ without prescale	0	0.46672 _g	θ	$Y = \sin \theta$	$X = \cos \theta$	
37 0 a 06	Log _e x	x-1	x+1	0	0	$W = 1/2 \log_e x = \tanh^{-1} \frac{x-1}{x+1}$	
37 0 a 07	Exponential	1	v positive	1	$Y = e^v = \sinh v + \cosh v$	$X = e^v = \sinh v + \cosh v$	
37 0 a 01	Polar to Cartesian without prescale	0	R	θ	$Y = \frac{R}{K} \sin \theta$	$X = \frac{R}{K} \cos \theta$	
37 0 a 03	Polar to Cartesian with prescale	0	R	θ	$Y = R \sin \theta$	$X = R \cos \theta$	
37 0 a 01	Sin θ; cos θ	0	1	θ	$Y = \frac{\sin \theta}{K}$	$X = \frac{\cos \theta}{K}$	

Optional Math Pac Instructions



JULY 1977




DEFINITION OF FIELDS

- 0 Operation (Function) Code
- f Format Designator
- 00 ⇒ Format RR, Register to Register or RL-1 Format
- 01 ⇒ Format RI, Register Indirect Memory or RL-2 Format
- 10 ⇒ Format RK, Register-Literal Constant or RL-3 Format
- 11 ⇒ Format RX, Register-Indexed Address, Constant or RL-4 Format
- a General Register or Subfunction Designator
- m General Register or Subfunction Designator
- 4-bit Unsigned Literal Constant in RL Format
- x0 Signed Deviation Value (Two's Complement)
- y Address or Arithmetic Constant

Figure 1. Instruction Word Format

LEGEND

- B Byte pointer, 0 → Upper, 1 → Lower
- C Carry
- CC Condition Code
- OV Overflow
- IW Indirect Word
- i Designator Field in IW
- x General Register Designator in IW1
- y Contents of Second Instruction Word or IW2
- Y Effective Operand Address or Constant
- Y* Effective Operand Address in Rm
- TM I/O Transfer Mode
- 00 → Abort Transfer
- 01 → 8-bit Byte Transfer
- 10 → 16-bit Word Transfer
- 11 → 32-bit Dual Word Transfer
- BWC Buffer Word Count
- BAP Buffer Address Pointer
- CM Control Memory Word
- CAP Chain Address Pointer
- RTC Real-Time Clock
- () Contents of register or address
- r (R_a)² 5-0
- u (R_a)² 13-8



OR XOR AND
 0 0 1 0 0 1 0 0 1
 0 0 1 0 0 1 0 0 1
 1 1 1 1 1 0 1 1 0




Figure 5. Interrupt Entrance Address Index

TABLE 1. ASSIGNED MEMORY ADDRESS

Function	Address Assignment to Class		
	III	II	I
Store P addresses	110	120	130
Store SR # 1 addresses	111	121	131
Store SR # 2 addresses	112	122	132
Store RTC lower addresses	113	123	133
P Reload addresses	114	124	134
SR # 1 Reload addresses	115	125	135
SR # 2 Reload addresses	116	126	136
Store RTC upper addresses	117	127	137
I/O Command cells	140-141		
Auto start entrance	177		
External interrupt word storage	200-217		
NDRO	00-77, 300-477		

TABLE 2. INTERRUPT PRIORITY

Class	Priority Within Class	Interrupt	Binary Interrupt Code Generated
Class I, Hardware Errors	1	Power Fault	0000
	2	Memory Resume	0010
Class II, Software Interrupts	1	CP Instruction Fault	0000
	2	I/O Instruction Fault	0010
	3	#F.P. Overflow/Underflow Interrupt	0100
	4	Executive Return Instruction	0110
Class III, IOC Interrupts	1	RTC Overflow	1000
	2	Monitor Clock	1010
	3	Intercomputer Time-Out	110
	4	External Interrupt or Discrete Interrupt (1)	000
		Output Chain Interrupt	100
		Input Chain Interrupt	010

(1) Serial MIL-STD-188C vacales, or EIA-STD-RS 232C Channels # Optional Math Pac function





Figure 6. I/O Control Memory



Bits 2 and 3 used for vacales "Search for Sync" Figure 7. SFSC Operations

BITS	MIL-STD-188	RS-232	VACALES
0-7	ALWAYS ONES	ALWAYS ONES	ALWAYS ONES
8	1 => B DISCRETE TURNED ON	1 => RING INDICATOR ON	1 => B DISCRETE TURNED ON
9	1 => C DISCRETE TURNED OFF	1 => RECEIVED LINE SIGNAL DETECTOR OFF	1 => CARRIER DETECT TURNED OFF
10	1 => I DISCRETE TURNED ON	ALWAYS ONE	1 => ALARM INDICATE TURNED ON
11	ALWAYS ONE	ALWAYS ONE	1 => SYNC ERROR TURNED ON
12	ALWAYS ONE	ALWAYS ONE	1 => TRANSMIT FULL ON TURNED OFF
13-15	ALWAYS ONES	ALWAYS ONES	ALWAYS ONES

FIGURE 8. SERIAL CHANNEL INTERRUPT WORD FORMAT

TABLE 3. SERIAL I/O DISCRETE FUNCTIONS

Octal m-Value	Function	MIL-STD-188C/VACALES		EIA-STD-RS232		
		Discrete	Line Designator (188C)	Line Designator (Vacales)	Discrete	Line Designator
0	Set	Loop test (internal)	-	-	Loop test (internal)	-
1	Clear	Loop test (internal)	-	-	Loop test (internal)	-
2	Clear	Not used	-	-	Spare	-
3	Set	Not used	-	-	Spare	-
4	Clear	Control Line 6	J	J1	Spare	-
5	Set	Control Line 6	J	J1	Spare	-
6	Clear	Control Line 5	H	TRAN. PREP	Enable Ring Indicator	CE
7	Set	Control Line 5	H	TRAN. PREP	Enable Ring Indicator	CE
10	Clear	Control Line 4	G	G1	Request to Send	CA
11	Set	Control Line 4	G	G1	Request to Send	CA
12	Clear	Control Line 3	F	F1	New Sync	CH
13	Set	Control Line 3	F	F1	New Sync	CH
14	Clear	Control Line 2	D	D1	Data Terminal Ready	CD
15	Set	Control Line 2	D	D1	Data Terminal Ready	CD
16	Clear	Control Line 1	A	LOOP BACK	Loop Test (external)	-
17	Set	Control Line 1	A	LOOP BACK	Loop Test (external)	-

TABLE 4. SERIAL I/O STATUS INTERPRETATION

Word Bit #	MIL-STD-188 Function	EIA-STD-RS232 Function	VACALES FUNCTION
2 ⁰	Parity Error	Parity Error	-
2 ¹	Overflow	Overflow	Overflow
2 ²	Break	Break	Parity Error
2 ³	E Active	Clear to Send	Sync Error