## SYSTEM REFERENCE MANUAL



DATA MACHINES, INC.

	Revision Record
REV.	NOTES
· · · · · · · · · · · · · · · · · · ·	
·····	· · · · · · · · · · · · · · · · · · ·

Pub. No. S-2002-0866 August, 1966

j.

Address comments concerning this manual to: DATA MACHINES, INC. Div. of DECISION CONTROL, INC. 1590 Monrovia Avenue Newport Beach, Calif. 92660 or use comment sheet located in the rear of this manual.

## TABLE OF CONTENTS

Section				Page
I	INTROD	UCTION	· ·	1-1
	1.1	THE DATA	620	1-1
	1.2	USE OF TH	E MANUAL	1-2
	1.3	SPECIFICA	TIONS	1-4
н	DATA 62	20 SYSTEM DES	CRIPTION	2-1
	2.1	COMPUTER 2.1.1 2.1.2 2.1.3 2.1.4 2.1.5 2.1.6 2.1.7 2.1.8	R ORGANIZATION Memory Control Section Arithmetic/Logic Section Operational Registers Internal Busses Input/Output Bus Direct Memory Access (DMA) Micro-Exec	2-1 2-1 2-3 2-3 2-4 2-4 2-4 2-4 2-5
	2.2	COMPUTER 2.2.1 2.2.2 2.2.3 2.2.3.1 2.2.3.2 2.2.4	R WORD FORMATS Data Word Format Indirect-Address Word Format Single-Word Instruction Formats Address instructions Non-addressing instructions Double-Word Instruction Format	2-5 2-5 2-6 2-6 2-7 2-8
111	DATA 62	20 CENTRAL PR	OCESSOR INSTRUCTIONS	
	3.1	GENERAL		3-1
	3.2	SINGLE-W 3.2.1 3.2.1.1 3.2.1.2 3.2.1.3 3.2.2 3.2.2.1 3.2.2.1 3.2.2.2 3.2.2.3	ORD INSTRUCTIONS Single-Word Addressing Instructions Load/Store instruction group Arithmetic instruction group Logical instruction group Single-Word Non-Addressing Instructions Control instruction group Shift instruction group Register change group	3-1 3-2 3-7 3-12 3-14 3-14 3-15 3-21
	3.3	DOUBLE-V 3.3.1 3.3.1.1 3.3.1.2 3.3.1.3	VORD INSTRUCTIONS Double–Word Addressing Instructions Jump Instruction Group Jump–and–Mark Instruction Group Execute Instruction Group	3-29 3-29 3-31 3-35 3-39

1

(

[

i

9

)

## TABLE OF CONTENTS (cont'd)

Section				Page
X		3.3.1.4 3.3.1.5 3.3.2	Extended Addressing Group (optionally) Byte Instruction Group Double–Word Non–Addressing Instructions	3-45 3-47 3-52
IV	DATA 6	20 INPUT/OUT	PUT SYSTEM	
	4.1	INTRODU	CTION	4-1
	4.2	ORGANIZ 4.2.1 4.2.2 4.2.3 4.2.4	ATION Overall Operation Input/Output (I/O) Bus Input/Output Operations I/O Adapter Card	4-1 4-1 4-3 4-3 4-5
	4.3	PROGRAM 4.3.1 4.3.2 4.3.3 4.3.4	CONTROL FUNCTIONS External Control Program Sense Data Transfer In Data Transfer Out	4-5 4-5 4-7 4-7 4-10
	4.4	AUTOMAT 4.4.1 4.4.2	IC CONTROL FUNCTIONS Program Interrupt Interlace Data Transfers	4-12 4-13 4-14
	4.5	DIRECT ME CONTROL	MORY ACCESS AND OVERLAP (OPTIONAL)	4-14
V	CONTR	ol console	OPERATION	
	5.1	CONTROL	s and indicators	5-1
	5.2	MANUAL ( 5.2.1 5.2.2 5.2.3 5.2.4 5.2.5	OPERATIONS Power Control Manual Program Entry and Execution Instruction Repeat Sense Switches Manual Interrupt	5-4 5-4 5-5 5-5 5-5 5-6
VI	PERIPHE	RAL EQUIPMEN	NT	
	6.1	GENERAL		6-1
	6.2	BUFFER IN 6.2.1 6.2.2	TERLACE CONTROLLER Description Programming	6-1 6-1 6-4
	6.3	TELETYPE (	JNITS AND INTERFACE	6-7

ii

#### TABLE OF CONTENTS (cont'd)

Section

ction				Page
		6.3.1 6.3.2	ASR-33 Teletype ASR-33 Teletype Controller	6-7 6-7
	6.4	CARD REA	DER	6-9
	6.5	BUFFERED	INPUT/OUTPUT CHANNELS	6-12
	6.6	GATED IN	PUT/OUTPUT CHANNELS	6-12
	6.7	SENSE LIN	ES	6-13
	6.8	EXTERNAL	Control lines	6-13
	6.9	PRIORITY 1 6.9.1 6.9.2 6.9.3 6.9.4 6.9.5 6.9.6 6.9.7	NTERRUPTS General Description Clear AC Interrupt Register Interrupt Signal Priorities Interrupt Addresses Hardware Programming	6-14 6-15 6-15 6-15 6-15 6-15 6-15 6-15
	6.10	HIGH-SPE	ED PAPER TAPE READER	6-16
	6.11	HIGH-SPEI	ED PAPER TAPE PUNCH	6-16
	6.12	MAGNETI( 6.12.1 6.12.2 6.12.3 6.12.4 6.12.4.1 6.12.4.2	C TAPE UNIT (120 IPS) Description Operating Controls Tape Format Programming External Control Instructions Sense Commands	6-16 6-17 6-19 6-19 6-19 6-19 6-21
APPENDICES				

#### APPENDIX A DATA 620 NUMBER SYSTEM APPENDIX B PROGRAMMING EXAMPLES APPENDIX C TABLE OF POWERS OF TWO APPENDIX D OCTAL-DECIMAL INTEGER CONVERSION TABLES APPENDIX E OCTAL-DECIMAL FRACTION CONVERSION TABLES APPENDIX F DATA 620 INSTRUCTIONS (ALPHABETICAL ORDER) DATA 620 INSTRUCTIONS (BY TYPE) APPENDIX G APPENDIX H **RESERVED INSTRUCTION CODES** APPENDIX I STANDARD CHARACTER CODES APPENDIX J AUTO INDEX INSTRUCTION GROUP

## LIST OF ILLUSTRATIONS

-

(

-

ſ

(

Figure		Page
2-1	DATA 620, Functional Organization	2-2
3-1	Single-word Address Instruction, Operand Addressing, General Flow	3–3
3-2	Load–Type Instruction, General Flow	3-4
3-3	Store-Type Instruction, General Flow	3-5
3-4	Increment Memory and Replace Instruction, General Flow	3-8
3-5	Add Instruction, General Flow	3-9
3-6	Single Register Shift Instruction, General Flow	3-16
3-7	Register Change Instruction	3-21
3-8	Double Word Instruction, General Flow	3-30
3-9	Jump Instruction, General Flow	3-32
3-10	Jump-and-Mark Instruction, General Flow	3-36
3-11	Execute Instruction, General Flow	3-40
3-12	Selective Load A, General Flow	3-48
3-13	Selective Compare Equal/Selective Compare Not Equal, General Flow	3-52
4-1	DATA 620 I/O System Organization	42
4-2	Sense Instruction, General Flow	4-8
4-3	Input to Memory, General Flow	4-11
4-4	Trap Sequence General Flow	4-15
5-1	Control Console	5-2
6-1	Buffer Interlace Controller, Block Diagram	6-5
6-2	Multiple BIC Cable Connections	6-6
6-3	ASR-33 Teletype	6-8
6-4	Model 620–60 ASR–33 Teletype Controller, Block Diagram	6-10
6-5	Model 620–50 Card Reader	6-11

## LIST OF TABLES

and the second

(\*\*\*\*

Table		Page
1-1	DATA 620 Documents	1-3
1-2	DATA 620 Specifications	1-4
4-1	1/O Control Line Signals	4-4
4-2	SUMMARY OF E BUS SIGNALS DURING FRY TIME	4-6
5-1	Controls and Indicators	5-1
6-1	Standard DATA 620 Peripherals	6-2
6-2	TTC MODES	6-9

.

(

# SECTION I

## SECTION I

#### 1,1 THE DATA 620

The DATA 620 is a high-speed, parallel, binary computer. Its flexible design and modular packaging make it ideal for operation both as a general-purpose machine and for application as an on-line system component.

Its features include:

- Fast operation: 1.8-microsecond memory cycle
- Large instruction repertoire: 107 standard, 21 optional; over 128 additional instruction configurations which can be micro-coded.
- Expandable word length: 16- or 18-bit configurations
- <u>Modular memory</u>: 2048 word minimum, 4096 words standard, 32,768 maximum; plug-in module expansion.
- Multiple addressing modes: direct, indirect, relative, index, immediate, and extended (optional).
- Flexible I/O: up to 64 devices on the I/O Cable, including optional interlaced data transmission and direct memory access operations.
- Extensive software: complete package includes an assembler, mathematic and I/O library, AID, diagnostics, and FORTRAN.
- Modular packaging: convenient book-rack assembly mounts in a standard 19inch cabinet. No special mechanical or environmental facilities are required.

The advanced design techniques used throughout the DATA 620 system provide solutions to real-time data acquisition, telemetry processing, process control, and simulation problems. In addition, the DATA 620 is equally well suited for scientific computations. Special attention has been given to the interfacing problems usually encountered in integrating a digital computer into a system. As a result, the DATA 620 can be joined to a system with unparalleled efficiency.

The unique design of the DATA 620 makes it easy to program, operate, and maintain. The entire main processor, including all options and up to 8192 words of memory, is in a convenient, 26-1/4 inch high book rack package. Only 90 circuit boards, of 14 different types, are used in the basic 16-bit configuration. Memory and logic power supplies are separate 5-1/4 inch rack-mounted units. Peripheral interfaces may be mounted either in 7-inch slide drawers or in standard 19-inch card modules. Installation is easy; no special mounting, cabling, or air-conditioning provisions are required. Maintainability of the DATA 620 is enhanced by easy front access to all components and wiring, making it unnecessary to remove panels or move the computer rack. Using standard VersaLOGIC circuit modules, proved by over four years of use, the DATA 620 is a computer of outstanding reliability.

A complete set of software provided with the DATA 620 permits rapid preparation of application programs. The system software includes:

- FORTRAN Subset of ASA FORTRAN
- DATA 620 ASSEMBLY SYSTEM (DAS) Two-pass symbolic assembler
- AID On-line debugging and utility package
- MAINTAIN Complete set of computer and peripheral diagnostics
- SUBROUTINE LIBRARY Complete library of transcendental functions, singleand double-precision arithmetic, format conversion, and peripheral service routines.

A wide variety of peripheral equipments are available to provide the DATA 620 user with a complete system suited to specific needs.

#### 1.2 USE OF THE MANUAL

This manual provides the basic information required for programming and using the DATA 620, and is intended to be used in conjunction with other DMI publications for the 620-series Computers. These publications are listed in Table 1-1.

The Interface Reference Manual provides detailed information for installing the DATA 620, and for integrating the DATA 620 with special system components.

Information required by the programmer for using the system software packages is contained in the Programmers Reference, Basic FORTRAN, and Subroutine Manuals.

The Maintenance Manual is a five-volume set containing the detailed design theory, logic and timing diagrams, circuit board data, maintenance procedures, and diagnostic programs.

Detailed design and maintenance information on peripheral device controllers is contained in individual reference manuals for these units. Operating and maintenance procedures for optional peripheral devices (tape transports, printers, etc.) are contained in the manufacturers' reference manuals furnished with the equipment.

Section II of this manual contains an overall description of the DATA 620 system, and describes the word formats used in the Computer. Section III describes the complete instruction set for the Central Processor. The input/output system, including all Input/Output, Sense, Control, and Interrupt instructions is described in Section IV. Section V provides information required for using the Control Console of the Computer. Standard peripheral devices are described in Section VI.

DMI PUBLICATION NUMBER	TITLE
S-2000-XXXX	Systems Reference Manual
S-2001-XXXX	Interface Reference Manual
S-2002-XXXX	Programmers Reference Manual
S-2003-XXXX	Basic FORTRAN Manual
F-2002-XXXX	Subroutine Manual
F-2001-XXXX	Maintenance Manuals
F-2004-XXXX	ASR-33 Teletype Controller Reference Manual
F-2005-XXXX	Buffer Interlace Controller Reference Manual
F-2006-XXXX	Magnetic Tape Controller Reference Manual
F-2007-XXXX	600 LPM Line Printer Controller Reference Manual
F-2008-XXXX	300 LPM Line Printer Controller Reference Manual
F-2009-XXXX	Paper Tape System Controller Reference Manual
F-2010-XXXX	100 CPM Card Reader Controller Reference Manual
F-2011-XXXX	Priority Interrupt Reference Manual

## Table 1-1 DATA 620 DOCUMENTS

-

1

por esta

-

T

ſ

1

## 1.3 SPECIFICATIONS

Specifications of the DATA 620 Computer are listed in Table 1-2.

SPECIFICATION	CHARACTERISTICS
ТҮРЕ	General-purpose digital computer for on-line data system applications. Magnetic core memory: binary, parallel, single-address, with bus organi- zation.
MEMORY	Magnetic core, 16 bits (18 bits optional): 1.8 microseconds full-cycle, 700 nanoseconds access time, 2048 words minimum, 4096 words standard, expandable in 4096- or 8192-word modules to 32,768 words. Power failure protection (voltage and frequency), non-volatile. Each module con- tains data and address registers. Memory operates with the processor or direct memory access channel. Thermal overload protection is standard.
ARITHMETIC	Paralle, binary, fixed point, 2's complement.
WORD LENGTH	16-bits standard; 18-bits optional.
SPEED (fetch and execute)	
Add or Subtract	3.6 microseconds
Multiply (optional)	16 bits - 18.0 microseconds 18 bits - 19.8 microseconds
Divide (optional)	16 bits – 18.0 to 25.2 microseconds 18 bit – 19.8 to 28.8 microseconds
Register change class	1.8 microseconds
Input/Output	From A or B – 3.6 microseconds From Memory – 5.4 microseconds Optional – 556,000 words/second
OPERATIONAL	
A Register	Accumulator, input/output; 16 or 18 bits.
B Register	Low-order accumulator, input/output, index register: 16 or 18 bits.

Table 1-2 DATA 620 SPECIFICATIONS

SPECIFICATION	CHARACTERISTICS
X Register	Index register, multi-purpose register; 16 or 18 bits.
P Register	Instruction counter; 16 or 18 bits.
BUFFER REGISTERS	
R Register	Operand register, 16 or 18 bits.
U Register	Instruction register; 16 or 18 bits.
L Register	Memory location register, 12 or 13 bits. One L Register per memory module.
W Register	Memory word register; 16 or 18 bits. One W Register per memory module.
CONTROL	
Addressing Modes	Six as follows:
	Direct: to 2048 words
	Relative to P Register 512 words
	Index with X Register, hardware: to 32,768 words (does not add to execution time).
	Index with B Register, hardware: to 32,768 words (does not add to execution time).
	Multi-level indirect: to 32,768 words
	Immediate: operand immediately follows instruction
	Extended: operand address immediately follows instruction.
Instruction Types	Four, as follows:
	Single Word, Addressing
	Single Word, Non-Addressing
	Double Word, Addressing
	Double Word, Non-Addressing

Table 1–2 (cont'd) DATA 620 SPECIFICATIONS

SPECIFICATION	CHARACTERISTICS
Instructions	107 standard, over 128 micro-instructions, plus 21 optional.
Micro-Exec Hardw <b>a</b> re Program (option)	Facility and hardware to construct a hardwired pro- gram external to the DATA 620. Eliminates stored- program memory accessing for hardwired programs.
Control Panel	Display and data entry switches on all operational registers; three sense switches; manual interrupt; instruction repeat; single step; run; power on/off; system reset; Instruction Register.
Maintenance Panel	Contains test points and jacks for: Computer Bus, Basic Timing, Start/Stop, Sequence Control, In- struction Control, Run-Repeat Test, Set R and U, Arithmetic Control; Set A, P, B, X; Memory Control; I/O Control.
INPUT/OUTPUT	
Data Transfer	Four modes, as follows:
	Single word to/from memory (program control)
	Single word to/from A and B Registers (program control)
	Optional Interlaced data channel (up to 202,000 words/second)
	Optional Direct Memory Access (up to 556,000 word/second)
External Control	Up to 512 external control lines.
Program Sense	Up to 512 status lines may be sensed.
Interrupts	Power failure, thermal overload, and manual inter- rupts standard; expandable in groups of eight pri- ority on/off, arm/disarm. Each interrupt line has a unique memory destination.
PHYSICAL CHARACTERISTICS	
Dimensions Main Processor	26-1/4 inches high, 28 inches deep.

## Table 1-2 (cont'd) DATA 620 SPECIFICATIONS

SPECIFICATION	CHARACTERISTICS
Memory Power Supply	5-1/4 inches high.
Logic Power Supply	5-1/4 inches high.
Access	All drawers mounted for full front access.
Weight	400 pounds including power supplies.
Power	600 watts, single phase, 115 V ± 10 V, 60 cps ± 2 cps. Power supplies are regulated. Additional regulation is not required with normal commercial power sources. A constant-voltage ferroresonant transformer provides magnetic regulation of the -12 V output. The +6 V output is Zener regulated.
Construction	Modular logic pages unhinge and unplug. All drawers are connector-coupled.
Expansion	Main Processor contains all internal operations, plus space for memory expansion to 8192 words. Peripheral controllers and special interfaces are available in 7-inch drawers or card module mounts.
Installation	Mounts in standard 19-inch cabinet. No air con- ditioning, subflooring, special wiring, or site preparation required.
Environment	0°C to +45°C; 0 to 90% relative humidity.
LOGIC AND SIGNALS	8-mc VersaLOGIC, 2.2-mc clock. Logic levels are 0 V (false), -12 V (true). Noise rejection is 2 V at ground, 6 V at -12 V. Worst-case design.
SOFTWARE	
DAS Assembler	Modular two-pass symbolic assembler which operates within the basic 4096-word memory size. Includes 35 basic pseudo-ops plus provision for adding appli- cation-oriented macros and pseudo-ops.
FORTRAN	Modular one-pass compiler; subset of Basic FORTRAN for 4096-word memory with full FORTRAN structure available with expanded systems. Includes provisions for adding application-oriented statements as well as other capabilities as required.

Table 1-2 (cont'd) DATA 620 SPECIFICATIONS

-

## Table 1-2 (cont'd) DATA 620 SPECIFICATIONS

••

•

.

SPECIFICATION	CHARACTERISTICS
AID	Relocatable program analysis package which assists programmers in operating the machine and debugging other programs. Includes basic operational execu- tive and subroutines, and capability for expansion for extended supervisory control functions.
Maintain	Modular, two-mode diagnostic package which pro- vides fast verification of Central Processor and pe- ripheral operation, and assistance in isolating and correcting suspect faults. Includes capability for expanding routines for diagnosis of special system hardware.
Subroutines	Complete library of basic mathematical, single- and double-precision, number conversion, and peripheral communication subroutines plus provisions for adding application-oriented routines.

## SECTION II DATA 620 SYSTEM DESCRIPTION

÷

#### SECTION II DATA 620 SYSTEM DESCRIPTION

#### 2.1 COMPUTER ORGANIZATION

The DATA 620 is organized with a unique bus structure, selection logic, and nine registers. The organization provides universal information routing, buffered processing, micro-programming capability, indexing without time penalty, and buffered input/output data transfer. A unique optional facility, <u>Micro-Exec</u>, is also available which permits complex algorithms to be implemented with external control hardware. This capability provides increases in processing speed in excess of 400 percent over normal programmed operations.

The organization of the DATA 620 is shown in Figure 2-1. This diagram shows the major functional elements of the machine, including the registers and busses provided for information transfer.

The major functional elements of the DATA 620, indicated in Figure 2-1, are: Memory, Control Section, Arithmetic/Logic Section, Operational Registers, Internal Busses, Input/Output (I/O) Bus, and Direct Memory Access Bus.

#### 2.1.1 Memory

The internal store of the DATA 620 consists of one or more core memory modules connected to the internal M Bus. The full memory cycle is 1.8 microseconds. Each module contains its own Location (L) Register and Word (W) Register. The minimum memory size is 2048 words. The standard 4096-word memory permits full utilization of the basic system software packages. The total capacity may be expanded to 32,768 words in 4096- or 8192-word increments. Modules added after installation are plugged into the M Bus Cable without changing the existing wiring.

Instruction words read from memory are transferred to the Control Section for execution. Words may be transferred, under program control, from memory to the Arithmetic/Logic Section, to the Operational Registers, or to the I/O Bus. Words may be transferred, under program control, to memory from the Operational Registers and the I/O Bus.

When one or more optional Buffer Interlace Controllers are used, the system is capable of direct transfer between memory and peripheral devices on the I/O Bus, concurrent with computations. Addition of the Direct Memory Access option permits external devices to directly control the memory for I/O transfers, with full overlap between I/O and program operations in separate memory modules.

#### 2.1.2 Control Section

The Control Section provides the timing and control signals required to perform all operations in the computer. The major elements in the section are the U Register, the Timing and Decoding Logic, and the Shift Control.



09023

## Fig. 2-1 DATA 620, Functional Organization

The U Register (Instruction Register) is 16 bits long. This register receives each instruction from memory through the M Bus and holds the instruction during its execution. The control fields of the instruction word are routed to the Decoding and Timing Logic where the codes determine the required timing and control signals. The address field from U, used for various addressing operations, is also routed to the Arithmetic/Logic Section.

The Decoding Logic decodes the fields of the instruction word held in U to determine the control signal levels required to perform the operations specified by the instruction. These levels select the timing signals generated by the Timing Unit.

Timing Logic generates the basic 2.2-mc system clock. From this clock, Timing Logic derives the timing pulses which control the sequence of all operations in the computer.

The Shift Control contains the shift counter and logic which control operations performed by the shift, multiply, and divide instructions.

#### 2.1.3 Arithmetic/Logic Section

This section consists of two elements: the R Register and the Arithmetic Unit.

The R Register receives operands from memory and holds them during instruction execution. The operands may be either data or address words. This register permits transfers between memory and I/O during the execution of extended-cycle instructions.

The Arithmetic Unit contains gating required for all arithmetic, logic, shifting, and optional byte handling operations performed by the computer. Indexed and relative address modifications are performed in this section without increased instruction execution time.

The Arithmetic Unit also controls the gating of words from the operational registers, and the I/O, onto the C Bus where they are distributed to the operational registers or to memory. This facility is used to implement many of the micro-instructions of the computer.

#### 2.1.4 Operational Registers

The basic DATA 620 Computer contains nine registers. Two registers are added for each additional memory module.

The operational registers consist of the A, B, X, and P registers. Three of these (A, B, and X), are directly accessible to the programmer. The P Register is indirectly accessible through use of the jump class instructions which modify the program sequence. The operational registers are described in the following paragraphs.

<u>A Register</u>. This full-length, 16/18-bit register is the upper half of the accumulator. This register accumulates the results of logical and addition/subtraction operations, the most-significant half of the double-length product in multiplication, and the remainder in division. It may also be used for input/output transfers under program control.

<u>B Register</u>. This full-length, 16/18-bit register is the lower half of the accumulator. This register accumulates the least-significant half of the double-length product in multiplication, and the quotient in division. It may also be used for input/output transfers under program control and as a second hardware index register.

<u>X Register</u>. This full-length, 16/18-bit register permits indexing of operand addresses without adding time to execution of indexed instructions.

<u>P Register</u>. This full-length, 16/18-bit register holds the address of the current instruction and is incremented before each new instruction is fetched. A full complement of instructions is available for conditional and unconditional modification of this register.

#### 2.1.5 Internal Busses

The unique bus structure of the internal computer not only provides flexible routing facilities, but also is used to implement microprogrammed bit and byte manipulations.

<u>M Bus</u>. This bus provides the parallel path and selection logic for routing instructions and data between memory and the Arithmetic/Logic Section, the Control Section, and the I/O Bus. The M Bus permits input/output transfer simultaneous with the execution of extended instructions such as shift, multiply, and divide.

C Bus. This bus provides the parallel path and selection logic for routing data between the Arithmetic Unit, the I/O Bus, the M Bus, and the operational registers. The C Bus provides the distribution function for microprogrammed bit manipulations, and permits data to be simultaneously routed to multiple operational registers.

<u>S Bus.</u> This bus provides the parallel path and selection logic for routing data from the operational registers to the Arithmetic Unit.

#### 2.1.6 Input/Output Bus

The bidirectional I/O Bus provides the parallel path between the computer and all peripheral devices. This bus contains the data and control lines required for transmitting ready, sense, function, and interrupt signals as well as data words between the computer and peripheral devices.

#### 2.1.7 Direct Memory Access (DMA)

The optional Direct Memory Access and Overlap Control (Model 620-14) provides separate memory bus and priority control logic permitting an external device to directly access a memory module through the L and W registers of that module. DMA facilities may be added to each memory module in the computer. This facility permits internal program and DMA I/O cycles to occur simultaneously in separate modules. DMA assumes priority over the computer when operations occur in a common memory module.

#### 2.1.8 Micro-Exec\*

The Micro-Exec is a unique hardware technique for micro-step sequencing of the computer. This option provides hardware logic in which all computer control signals are made available on a pin board so that special hardware routines can be constructed. External control and special return instructions are provided for easy program entry and exit.

#### 2.2 COMPUTER WORD FORMATS

There are three basic word formats used in the DATA 620: data, indirect address, and instruction. The instruction word format is further divided into four types: single-word addressing, single-word non-addressing, double-word addressing, and double-word non-addressing.

#### 2.2.1 Data Word Format

The data word format is shown in Figure 2-2. This word may be either 16 or 18 bits depending upon the word length configuration of a particular machine.



Fig. 2-2 Data Word Format

In the 16-bit format, the data occupies bit positions 14-0, with the sign in position 15. Negative numbers are represented in 2's-complement form. In the 18-bit format, the data occupies bits 16-0, with the sign in position 17.

#### 2.2.2 Indirect Address Word Format

The indirect address word format is shown in Figure 2-3. This word will occupy a location in memory which is accessed by an instruction in the indirect address mode. Bit 15 contains the I Bit. If I = 0, bits 14-0 contain the location of an operand or instruction in memory. If I = 1, bits 14-0 contain the location of another indirect address word. Indirect addressing may be extended to any desired level.

<sup>\*</sup>Registered.

Each level of indirect addressing adds one cycle (1.8 us) to the basic execution time of an instruction.





2.2.3 Single-Word Instruction Formats

Single-word instructions may be either addressing or non-addressing, as defined in paragraph 2.2.3.1 and 2.2.3.2.

2.2.3.1 Addressing instructions. The single-word addressing instruction format is shown in Figure 2-4. This type of word contains three fields, as follows:

- o Operation Code
- m Addressing Mode
- a Address Field

	17 16 15 14 13 12	2 11 10 9 8	7 6 5 4 3 2 1 0	
	0	m	a	
	[18-bit]_op code_	address mode	address ———	
m Field:	0XX - Direct		operand in location (	) – 2047 (bits 10 to 0)
	100 – Relative		add a to P	
	101 - Index (X	)	add a to X	
	110 - Index (B)	)	add a to B	
	111 - Indirect		stored at a.	

#### Fig. 2-4 Single-Word Addressing Instruction Format

All single-word addressing instructions may be executed in any one of five addressing modes: direct, relative to P, index with X, index with B, and indirect.

Single-word addressing instruction groups are as follows:

#### LOAD/STORE

#### ARITHMETIC

#### LOGICAL

2.2.3.2 <u>Non-addressing instructions</u>. The single-word non-addressing instruction format is shown in Figure 2-5. This instruction contains the following three fields:

- c Class Code
- o Operation Code

d - Definition



Fig. 2-5 Single-Word Non-Addressing Instruction Format

The d (Definition Field) specifies the action to be performed by the computer such as:

- a. Number of shifts
- b. Kind of register change as well as source and destination register
- c. Input/output
- d. Halt code

Single-word non-addressing instruction groups are as follows:

SHIFT

CONTROL

#### **REGISTER CHANGE**

#### INPUT/OUTPUT

2-7

#### 2.2.4 Double-Word Instruction Formats

Double-word instructions may be either addressing or non-addressing.

2.2.4.1 Addressing instructions. This instruction contains three fields:

- c Class Code
- o Operation Code
- d Definition

The double-word addressing instruction is shown in Figure 2-6.





This format is used for the following instruction types:

JUMP

JUMP AND MARK

EXECUTE

BYTE (Optional)

#### EXTENDED ADDRESS

For the Jump, Jump and Mark, and Execute groups, the Definition Field of the first word defines a set of nine logical states which condition the execution of the instruction. The second word contains the jump address, jump-and-mark address, or the location of the instruction to be executed if the condition is met. Indirect addressing is permitted.

For the optional Byte group, the Definition Field of the first word defines the type of masking to be performed on a word contained in memory. The second word contains the memory address of the word

to be masked during the Byte transfer. Indirect addressing is permitted.

For the Extended Address group of instructions, the Definition (d) Field is further divided into three subfields. The m field contains bits 0-2, the Op Code contains bits 3-6, with bits 7 and 8 left blank. Extended Address instructions are identical in operation to the single-word addressing instructions except that they allow direct addressing to 32,768 words of memory.

For the Memory Input/Output group, the Definition Field of the first word contains the number of the peripheral device and its mode, and the second word contains the memory address of the data to be transferred. Indirect addressing is permitted.

2.2.4.2 Non-addressing instructions. The double-word non-addressing instruction format is shown in Figure 2-7. This format is used for the Immediate group of instructions. There are 12 standard and two optional instructions in this group.



Fig. 2-7 Double-Word Instruction Format Immediate Type Instructions

The Op Code field contains the operation to be performed (bits 6 to 3). All single-word addressing type instructions may be performed as an Immediate type instruction. The operand is contained in the second word. Indirect addressing is not applicable.

## SECTION III DATA 620 CENTRAL PROCESSOR INSTRUCTIONS

#### SECTION III DATA 620 CENTRAL PROCESSOR INSTRUCTIONS

#### 3.1 GENERAL

This section describes DATA 620 instructions which affect operations in the Central Processor. Input/ Output instructions are described in Section IV. Information provided for each instruction is as follows:

- The mnemonic that is recognized by the DATA 620 Assembler (DAS)
- Mnemonic definition
- Instruction timing
- Instruction description
- Registers altered by execution of the instruction
- Addressing modes permitted
- A flow chart, when required for complete understanding.

Instructions are divided into two classes: single-word and double-word. Each class contains both addressing and non-addressing groups of instructions. Microprogramming operations which can be implemented for various instruction types are summarized in Appendix G.

#### 3.2 SINGLE-WORD INSTRUCTIONS

Single-word instructions may be either addressing or non-addressing. The addressing instruction groups are:

#### LOAD/STORE

#### ARITHMETIC

#### LOGICAL

The non-addressing instruction groups are:

#### CONTROL

#### SHIFT

#### **REGISTER CHANGE**

#### 3.2.1 Single-Word Addressing Instructions

The format of the single-word addressing class instructions is shown in Figure 2-4. The operation is specified by the o field (bits 12-15). The address field a (bits 0-8) contains the base location of an operand in memory. Operand addressing may be in any one of five modes specified by the m field (bits 9-11).

Table G1(d), Appendix G, summarizes the addressing modes, and Tables G1(a), G1(b), and G1(c) summarize the operation codes for the single-word addressing instructions. Figure 3-1 shows the general operand addressing flow for this class of instructions.

For direct addressing, bits 10–0 specify the location of an operand within the first 2048 (0–2047) words of memory.

For relative addressing, the address field (a) is added to the P Register, mod 2<sup>15</sup>, to form the effective address. This mode permits addressing an operand up to 511 words in advance of the current program location.

For index addressing with the X Register, the address field (a) is added to the X Register, mod 2<sup>15</sup>, to form the effective address. Indexing does not increase the basic instruction execution time.

For index addressing with the B Register, the address field (a) is added to the B Register, mod 2<sup>15</sup>, to form the effective address. Indexing does not increase the basic instruction execution time.

For indirect addressing, the address field (a) specifies the location of an indirect address word within the first 512 (0-511) words of memory. If I = 0 in the address word, the word contains the location of an operand. If I = 1, the word specifies the location of another indirect address word. Each level of indirect addressing adds one cycle (1.8 us) to the basic instruction execution time.

3.2.1.1 Load/Store instruction group. The following paragraphs provide the mnemonic, description, and timing for each instruction in the Load/Store group. Figures 3-2 and 3-3 show the general flow for the Load/Store instruction group.

LDA			Load A Register											Ti	min	ing:	2 cycle	e				
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
				01				m					c	x								
	18- opt	bit ion																				

The contents of the addressed memory location are placed in the A Register.

Relative: Yes Indexing: Yes Indirect Addressing: Yes Registers Altered: A


Fig. 3-1 Single-word Address Instruction, Operand Addressing, General Flow

 $\overset{\omega}{\overset{-}{\phantom{}}}$ 



Fig. 3-2 Load-Type Instruction, General Flow



Fig. 3-3 Store-type Instruction, General Flow

	17 16	15 14 1	3 12	11 10 9	876	5432	10
		02		m		a	
	18-bit option						
The contents of	the effe	ctive memo	ory loc	ation are	placed i	in the B Re	gister.

Load B Register

Relative: Yes Indexing: Yes Indirect Addressing: Yes Registers Altered: B

LDX

Load Index Register

Timing: 2 cycles

Timing: 2 cycles

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	03	m	a
18-bit option			

The contents of the effective memory location are placed in the Index Register.

Relative: Yes Indexing: Yes Indirect Addressing: Yes Registers Altered: X

STA

Store A Register

Timing: 2 cycles

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	05	m	α
18-bit option			

The contents of the A Register are placed in the effective memory location.

Relative: Yes Indexing: Yes Indirect Addressing: Yes Registers Altered: Memory

LDB

Store B Register Timir 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 06 m a

The contents of the B Register are placed in the effective memory location.

Relative: Yes Indexing: Yes Indirect Addressing: Yes Registers Altered: Memory

18-bit option

STX

Store Index Register

17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			07	7			m					(	2				
18- opti	bit ion																

The contents of the B Register are placed in the effective memory location

Relative: Yes Indexing: Yes Indirect Addressing: Yes Registers Altered: Memory

3.2.1.2 <u>Arithmetic instruction group</u>. The following paragraphs provide the mnemonic, description, and timing for each instruction in the Arithmetic group. Figures 3-4 and 3-5 show the general flow for the Arithmetic instruction group.

INR					Inc	reme	ent I	Mem	ory	/ ai	nd	Rep	ola	ce			Ti	mir	ıg:	3 a	cycl	es	
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
				04				m					c	1									
	18- opt	bit ion																					

The contents of the effective memory location are incremented by one, mod  $2^{16}$  ( $2^{18}$ ).

-----

-

performance.



Fig. 3-4 Increment Memory and Replace Instruction, General Flow



Fig. 3–5 Add Instruction, General Flow

After execution, if (M)  $\geq 2^{15} (2^{17})$ , the overflow indicator, OF, is set.

Indexing: Yes Indirect Addressing: Yes Registers Altered: Memory, OF

ADD		Add Memory to A												Ti	ming	:	2 c	ycle	es		
	17 18	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
			12	2			m					(	a								
	18-bi	ļ																			

The contents of the effective memory location are added to the contents of the A Register and the sum is placed in the A Register.

After execution, if (A)  $\geq 2^{15} (2^{17})$  or  $< -2^{15} (-2^{17})$ , the overflow indicator, OF, is set.

Indexing: Yes Indirect Addressing: Yes Registers Altered: A, OF

SUB					Sub	otrac	t M	emo	ry	fro	m A	7					Ti	mir	ng:	2 0	cyclo	es	
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
		T		1	4			m						a									
	18-l opti	oit on																					

The contents of the effective memory location are subtracted from the A Register and the difference is placed in the A Register.

After execution, if (A)  $\geq 2^{15}$  (2<sup>17</sup>) or  $< -2^{15}$  (-2<sup>17</sup>), the overflow indicator, OF, is set.

Indexing: Yes Indirect Addressing: Yes Registers Altered: A, OF

3-10

Multiply (optional)

Timing: 10 cycles (16 bits) 11 cycles (18 bits)

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	16	m	a
18-bit option			

The contents of the B Register are multiplied by the contents of the effective memory location. The product is placed in the A and B Registers with the most-significant half of the product in the A Register, and the least-significant half in the B Register. The sign of the product is contained in the sign position of the A Register. The sign position of the B Register is set to zero.

> Indexing: Yes Indirect Addressing: Yes Registers Altered: A, B

DIV

Divide (optional)

Timing: 10-14 cycles (16 bits) 11-16 cycles (18 bits)

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	17	m	a
18-bit option			

The contents of the A and B Registers are divided by the contents of the effective memory location. The quotient is placed in the B Register and the remainder is placed in the A Register.

overflow will not occur. If overflow does occur, the overflow indicator, OF, is set.

Indexing: Yes Indirect Addressing: Yes Registers Altered: A,B,OF

lf

MUL

3.2.1.3 Logical instruction group. The following paragraphs provide the mnemonics, description, and timing for each instruction in the Logical Instruction Group.

 ØRA
 Inclusive-OR Memory and A
 Timing: 2 cycles

 17
 16
 15
 14
 13
 12
 11
 10
 9
 8
 7
 6
 5
 4
 3
 2
 1
 0

 11
 m
 a
 11
 m
 a
 18-bit
 18-bit
 option

An Inclusive-OR operation is performed between the effective memory location and the A Register. The result is placed in the A Register. If either the effective memory location or A contain a "1" in the same bit position, a "1" is placed in the result. The truth table is shown below:

OP	PERATION	RESULT
	Effective	
	Memory	
Ai	Location (i)	Ai
0	0	0
õ	1	
1	0	1 1
1	1	1

Indexing: Yes Indirect Addressing: Yes Registers Altered: A

ERA			E×	clus	ive-	-OR	Мэ	mory	/ ar	nd	A				Ti	imi	ng:	2	! cyd	le	5
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
				1	3			m						a							
	18- 0pt	bit ion																			

An Exclusive-OR operation is performed between the effective memory location and the A Register. The result is placed in the A Register. If the same bit position of the effective memory location and A contain a "0", or if both bit positions contain a "1", the result is zero. If the same bit position of the effective memory location and A are not equal; i.e., one contains a zero and the other a one, the result is a one. The truth table is shown below:

C	PERATION	RESULT
	Effective	
	Memory	
<u></u>	Location (i)	Ai
0	0	0
0	1	1
1	0	1
1	1	0
		1

Indexing: Yes Indirect Addressing: Yes Registers Altered: A

-

2

particular and the second seco

ANA				A	ND	Me	mory	/ an	d A	•					Ti	mi	ng:	2	<b>c</b> yc	les	;
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
				15				m					(	a							
	18- opti	bit on																			

The logical-AND is performed between the A Register and the contents of the effective memory location. The result is placed in the A Register. If the same bit position of both the effective memory location and A contain a one, the result is a one. The truth table for this follows.

OPERAT	ION	RESULT
	Effective Memory	
Ai	Location (i)	Ai
0	0	0
0	1	0
1	0	0
1	1	1

Indexing: Yes Indirect Addressing: Yes Registers Altered: A

### 3.2.2 Single-Word Non-Addressing Instructions

The format of the single word non-addressing instruction class is shown in Figure 2-5.

A non-addressing single-word instruction includes the control group, the shift group, and the register change group. The operation is defined by the m field. The address field (a), as such, is not used by the control group instructions. For the shift group, the a field defines the type and number of shifts. For the register change group, the a field defines the type of transfer and the registers affected.

3.2.2.1 Control instruction group. The following paragraphs provide the menmonic, description, and timing for each instruction in the Control group. Table G2, Appendix G, summarizes the Control instructions.

HLT					Ha	lt											Ti	ming:	lc	ycle
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
				00				0					Х	$\langle X \rangle$	<					
	-81 opt	bit ion																		

When the computer executes the Halt instruction, computation is stopped and the computer is placed in the STEP mode. When the START button is pressed, computation starts with the next instruction in sequence.

> Indexing: No Indirect Addressing: No Registers Altered: None

NØP

No Operation

Timing: 1 cycle

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00	5	000	
18-bit option	]			

Execution of the NØP instruction does not affect the A, B, X Registers or Memory.

Indexing: No Indirect Addressing: No Registers Altered: None 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 00 7 401

Set Overflow Indicator

The overflow indicator, OF, is set to one.

option

Indexing: No Indirect Addressing: No Registers Altered: OF

RØF

SØF

/~ (

\_\_\_\_\_

Reset Overflow Indicator

Timing: 1 cycle

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00	7	400
18-bit			
option	•		

The overflow indicator, OF, is reset to zero.

Indexing: No Indirect Addressing: No Registers Altered: OF

3.2.2.2 Shift instruction group. For shift instructions, the address field (a) defines the type of shift (bits 4-8) and the number of bit positions to be shifted (bits 0-4). The instruction format showing the use of each a-field bit is given in Table G3(a), Appendix G. Twelve of the possible sixteen shift operations defined by bits 4-8 are implemented. These are summarized in Table G3(b). Figure 3-6 shows the general flow for the shift instructions.

Timing: 1 cycle



Fig. 3-6 Single Register Shift Instruction, General Flow

Logical Shift A Right

Timing: 1 + 0.25 n cycles (n = number of shifts)

# 

	00	4	340 + n
18-bit option			

The contents of the A Register are shifted n places to the right (n = 0 to 37<sub>8</sub>). Zeros are shifted into the high-order positions of the A Register. Information shifted out of the low-order position of the B Register is lost.

Indexing: No Indirect Addressing: No Registers Altered: A

LSRB					Log	jical	Shi	ft B	Ri	ght							Ti	ming:	1 + 0.25 n cycles (n = number of shifts)
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
				0	0			4				1	40	+	n				
	18- opt	bit ion								•									

The contents of the B Register are shifted n places to the right (n = 0 to  $37_8$ ). Information shifted out of the low-order position of the B Register is lost. Zeros are shifted into the high-order position of the B Register.

Indexing: No Indirect Addressing: No Registers Altered: B

LRLA

Logical Rotate A Left

Timing: 1 + 0.25 n cycles (n = number of shifts)

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00	4	240 + n
18-bit			
option	l		

The contents of the A Register are rotated left n places (n = 0 to  $37_8$ ). Bit position A<sub>15</sub> (A<sub>17</sub>) is rotated into bit position A<sub>0</sub>.

Indexing: No Indirect Addressing: No Registers Altered: A Logical Rotate B Left

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00	4	040 + n
18-bit option	J		

The contents of the B Register are rotated n positions to the left (n = 0 to  $37_8$ ). Bit position B<sub>15</sub> (B<sub>17</sub>) is rotated into bit position B<sub>0</sub>.

Indexing: No Indirect Addressing: No Registers Altered: B

LLSR

Long Logical Shift Right

Timing: 1 + 0.50 n cycles (n = number of shifts)

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00	4	540 + n
18-bit			

The contents of the A, B Registers are shifted right n positions (n = 0 to  $37_8$ ). Bits shifted out of the low-order position of B are lost. Zeros are shifted into the high-order position of the A Register.

Indexing: No Indirect Addressing: No Registers Altered: A, B

LLRL

Long Logical Rotate Left

Timing: 1 + 0.50 n cycles (n = number of shifts)

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00	4	440 + n
18-bit option			

The contents of the A, B Registers are rotated n positions to the left (n = 0 to  $37_8$ ). Bit position A<sub>15</sub> (A<sub>17</sub>) is shifted into bit position B<sub>0</sub>.

Indexing: No Indirect Address: No Registers Altered: A, B

LRLB

ASRA

Arithmetic Shift A Right

Timing: 1 + 0.25 n cycles (n = number of shifts)

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00	4	300 + n
18-bit option			

The contents of the A Register are shifted n positions to the right (n = 0 to 378). Bits shifted out of the low-order position of A are lost. The sign bit of A, A15 (A17) is extended n places to the right.

Indexing: No Indirect Addressing: No Registers Altered: A

ASLA					Arit	ithmetic Shift A Left					Timing: 1 + 0.25 n (n = number			n c ber	cycl of s	es hift	s)							
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_					
				00	)			4					200	) +	n									
	18 op	-bit tion	J																					

The contents of the A Register are shifted n places to the left (n = 0 to 378). The sign bit, A15 (A17), is retained and zeros are shifted into the low-order positions of A. Bits shifted out of A14 (A16) are lost.

Indexing: No Indirect Addressing: No Registers Altered: A

ASRB

Arithmetic Shift B Right

Timing: 1 + 0.25 n cycles (n = number of shifts)

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00	4	100 + n
18-bit option			

The contents of the B Register are shifted n places to the right (n = 0 to  $37_8$ ). Information shifted out of the low-order position of B are lost. The sign bit of B, B15 (B17) is extended n places to the right.

Indexing: No Indirect Addressing: No Register Altered; B Arithmetic Shift B Left

Timing: 1 + 0.25 n cycles (n = number of shifts)

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00	4	000 + n
18-bit		· .	

The contents of the B Register are shifted n places to the left (n = 0 to  $37_8$ ). The sign bit of B,  $B_{15}$  (B<sub>17</sub>), is retained and zeros are shifted into the low-order positions of B. Bits shifted out of  $B_{14}$  (B<sub>16</sub>) are lost.

Indexing: No Indirect Addressing: No Registers Altered: B

LASR

Long Arithmetic Shift Right Timing: 1 + 0.50 n cycles (n = number of shifts)

17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---	--

	00	4	500 + n	].
18-bit option	J			-

The contents of the A, B Registers are shifted n places to the right (n = 0 to  $37_8$ ). Bit position A<sub>0</sub> is shifted into bit position B<sub>14</sub>(B<sub>16</sub>). The sign of the A Register, A<sub>15</sub>(A<sub>17</sub>), is extended n places to the right. The sign bit, B<sub>15</sub>(B<sub>17</sub>) of the B Register remains unchanged. Bits shifted out of the low-order position of the B Register are lost.

Indexing: No Indirect Addressing: No Registers Altered: A, B

Long Arithmetic Shift Left

Timing: 1 + 0.50 n cycles (n = number of shifts

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00	4	400 + n
18-bit option			

The contents of the A, B Registers are shifted n places to the left (n = 0 to  $37_8$ ). Bit position  $B_{14}(B_{16})$  is shifted into bit position A0, with the sign of B,  $B_{15}(B_{17})$  remaining unchanged. The sign of the A Register,  $A_{15}(A_{17})$  is not altered. Information shifted out of  $A_{14}(A_{16})$  is lost and zeros are shifted into the low-order positions of the B Register.

Indexing: No Indirect Addressing: No Registers Altered: A, B

3-20

LASL

ASLB

3,2.2.3 <u>Register Change Group</u>. The register change instruction group provides a macro-operation facility, in that these instructions may combine several register change operations in a single instruction. The instruction format is shown in Fig. 3-7.



Fig. 3-7 Register Change Instruction

The address field a defines the source and destination of a parallel word transfer within the operational register set A, B, and X. Any combination of registers may be selected. The a field also specifies whether the word transferred will be unchanged, incremented, decremented, or complemented. The transfer may also be conditional on the overflow indicator.

Table G4(a), in Appendix G, defines the transfer control specified by the a field. If more than one source register is specified, the result will be the inclusive-OR of the group. Complementing causes transfer of the complement of the inclusive-OR (NOR) of a combination of source registers. A total of 512 different register change operations are possible. The most useful instructions are contained in the mnemonic repertoire recognized by the DAS assembler, summarized in Table G4(b), Appendix G.

IAR	Increment A	Register Timing: 1 Cycle
	17 16 15 14 13 12 11 1	0 9 8 7 6 5 4 3 2 1 0
	00 5	111
	18-bit option	
1		
IBR	Increment B F	Register Timing: 1 Cycle
	17 16 15 14 13 12 11 10	0 9 8 7 6 5 4 3 2 1 0
	00 5	122
	18-bit option	
IXR	Increment X	Register Timing: 1 Cycle
	17 16 15 14 13 12 11 1	0 9 8 7 6 5 4 3 2 1 0
	00 5	144
	18-bit option	

The contents of the A (B, X) Register are incremented, by one mod  $2^{16}$  ( $2^{18}$ ). If the sign of A (B, X) changes from plus to minus, the overflow indicator OF is set.

Indexing: No Indirect Addressing: No Registers Altered: A (B, X), OF

DAR	Decrement A Register Timing: 1 Cycle
	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	00 5 311
	18-bit option
DBR	Decrement B Register Timing: 1 Cycle
	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	00 5 322
	18-bit option
DXR	Decrement X Register Timing: 1 Cycle
	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	00 5 344
	18-bit option

The contents of the A (B, X) Register are decremented by one mod  $2^{16}$  ( $2^{18}$ ). If the sign bit of the A (B, X) Register is changed from minus to plus, the overflow indicator, OF, is set.

Indexing: No Indirect Addressing: No Registers Altered: A (B, X), OF

janan

ſ



The contents of the A (B, X) Register are complemented (1's-complement).

Indexing: No Indirect Addressing: No Register Altered: A (B, X) Transfer A Register to B Register

Timing: 1 Cycle

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00	5	012
18-bit option			in a gan an a

The contents of the A Register are placed in the B Register.

Indexing: No Indirect Addressing: No Registers Altered: B

TAX

TAB

Transfer A Register to X Register

Timing: 1 Cycle

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00	5	014
18-bit option			

The contents of the A Register are placed in the X Register.

Indexing: No Indirect Addressing: No Registers Altered: X

TBA

Transfer B Register to A Register

Timing: 1 Cycle

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00	5	021
18-bit option			

The contents of the B Register are placed in the A Register.

Indexing: No Indirect Addressing: No Registers Altered: A

## Transfer B Register to X Register Timing: 1 Cycle

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00	5	024
18-bit option			

The contents of the B Register are placed in the X Register

Indexing: No Indirect Addressing: No Registers Altered: X

TXA

TBX

Transfer X Register to A Register Timing: 1 Cycle

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00	5	041	
18-bit				

The contents of the X Register are placed in the A Register.

Indexing: No Indirect Addressing: No Registers Altered: A

TXB

Transfer X Register to B Register

Timing: 1 Cycle

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00	5	042
18-bit option			

The contents of the X Register are placed in the B Register

Indexing: No Indirect Addressing: No Registers Altered: B



The A (B, X) Register is cleared to zero.

Indexing: No Indirect Addressing: No Registers Altered: A (B, X)

AØFA	Add Overflow to A Register								Ti	ming:	:	1 Cy	cle									
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
				00				5						51	1							
	18- opt	-bit tion																				

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00	5	522
18-bit			

AØFX

AØFB

Add Overflow to X Register Timing: 1 cycle

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00	5	544
18-bit option	J		÷

The contents of the overflow indicator, OF, are added to the A (B, X) Register, mod  $2^{16}$  ( $2^{18}$ ). The sum is placed in the A (B, X) Register. The overflow flip-flop does not change.

Indexing: No Indirect Addressing: No Registers Altered: A (B, X)

SØFA

Subtract Overflow from A Register Timing: 1 cycle

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00	5	711
18-bit option			

SØFB

Subtract Overflow from B Register Timing: 1 cycle

17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

	00	5	722
18-bit option			

Timing: 1 cycle

```
17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
```

	00	5	744	
18-bit option			er.	

The contents of the Overflow indicator, OF, are subtracted from the A (B, X) Register, mod  $2^{16}$  ( $2^{18}$ ). The Overflow flip-flop does not change.

Indexing: No Indirect Addressing: No Registers Altered: A (B,X)

### 3.3 DOUBLE-WORD INSTRUCTIONS

Double-word instructions may be either addressing or non-addressing. The instructions of the doubleword addressing group are:

> Jump Jump-and-Mark Execute Extended Addressing (optional) Byte (optional)

The instruction in the double-word non-addressing group is:

Immediate

3.3.1 Double-Word Addressing Instructions

For double-word addressing instructions, the second word is contained in the memory location following the instruction word. The second word may contain an operand or an address. The address may be either indirect or direct. The general flow chart for double-word instructions is shown in Figure 3-8.

Bits 0 through 8 determine the conditions for execution of the instruction. The condition is tested if the corresponding bit is equal to one. For example, if bit 0 equals 1, the instruction will examine the status of the Overflow flip-flop. If Overflow is set, the command will be executed. If Overflow is not set, the next instruction in sequence will be executed.

3.3.1.1 Jump Instruction Group. For the jump instruction group, the address field a contains a set of nine flags which define the logical conditions for execution of the jump function. The jump address is contained in the second word of the double-word instruction. Table G-5(a), in Appendix G, summarizes the logical condition associated with each bit in the address field. The jump condition is the logical-AND of all ones in the field. Thus, there are 512 possible combinations but



# Fig. 3-8 Double Word Instruction, General Flow

not all are useful. The most useful conditional jump instructions are contained in the mnemonic instruction repertoire recognized by the DAS assembler, summarized in Table G-5(b). The general flow for jump instruction is shown in Figure 3-9.



The next instruction executed is at the Jump Address.

Indexing: No Indirect Addressing: Yes Registers Altered: P



If the Overflow indicator, OF, is set, the next instruction executed is at the Jump Address. If the Overflow indicator is not set, the next instruction in sequence is executed. The Overflow indicator is reset upon execution of the JØF instruction.

Indexing: No Indirect Addressing: Yes Registers Altered: OF (reset), P



If the contents of the A Register are positive or zero, the next instruction executed is at the Jump Address. If the A Register is negative, the next instruction is sequence is executed.



Fig. 3-9 Jump Instruction, General Flow

Indexing: No Indirect Addressing: Yes Registers Altered: P



If the A Register is negative, the next instruction executed is at the Jump Address. If the A Register is positive, the next instruction in sequence is executed.

> Indexing: No Indirect Addressing: Yes Registers Altered: P



If the A Register is zero, the next instruction executed is at the Jump Address. If the A Register is not zero, the next instruction in sequence is executed.

Indexing: No Indirect Addressing: Yes Registers Altered: P



If the B Register is zero, the next instruction executed is at the Jump Address. If the B Register is not zero, the next instruction in sequence is executed.

Indexing: No Indirect Addressing: Yes Registers Altered: P



If the Index Register X is zero, the next instruction executed is at the Jump Address. If the Register is not zero, the next instruction in sequence is executed.

Indexing: No Indirect Addressing: Yes Registers Altered: P



3-34



If Sense Switch 1 (2, 3) is set, the next instruction executed is at the Jump Address. If the Sense Switch being tested is not set, the next instruction in sequence is executed.

Indexing: No Indirect Addressing: Yes Registers Altered: P

3.3.1.2 Jump and Mark Instruction Group. For the Jump and Mark group of instructions, the address field a defines the same set of logical conditions specified for the Jump group. These conditions are summarized in Table G6(a) in Appendix G. Thus, there are 512 possible combinations, but not all are useful. The most convenient instructions are contained in the mnemonic instruction repertoire recognized by the DAS assembler. These are summarized in Table G6(b).



The contents of the instruction counter, P, are stored at the Jump Address. The next instruction executed is at the Jump Address plus one.

Indexing: No Indirect Addressing: Yes Registers Altered: Jump Address, P





Fig. 3-10 Jump-and-Mark Instruction, General Flow

If the overflow indicator, OF, is set, the contents of the instruction counter (P) are stored at the Jump Address, and the instruction at the Jump Address-plus-one is executed. If the overflow indicator is not set, the next instruction in sequence is executed. The overflow indicator is reset upon execution of the JOFM instruction.

> Indexing: No Indirect Addressing: Yes Registers Altered: Jump Address, P, OF (reset)



If the A Register is negative, the contents of the instruction counter (P) are placed at the Jump Address, and the instruction at the Jump Address plus one is executed. If the A Register is positive, the next instruction in sequence is executed.

> Indexing: No Indirect Addressing: Yes Registers Altered: Jump Address, P



If the A Register is positive or zero, the contents of the instruction counter (P) are placed at the Jump Address, and the instruction at the Jump Address plus one is executed. If the A Register is negative, the next instruction in sequence is executed.

Indexing: No Indirect Addressing: Yes Registers Altered: Jump Address, P



If the A Register is zero, the instruction counter (P) is placed at the Jump Address and the instruction at the Jump Address plus one is executed. If the A Register is not zero, the next instruction in sequence is executed.

Indexing: No Indirect Addressing: Yes Registers Altered: Jump Address, P



If the B Register is zero, the contents of the instruction counter (P) are placed at the Jump Address, and the instruction at the Jump Address plus one is executed. If the B Register is not zero, the next instruction in sequence is executed.

Indexing: No Indirect Addressing: Yes Registers Altered: Jump Address, P



If the X Register is zero, the contents of the instruction counter (P) are placed at the Jump Aaaress, and the instruction at the Jump Address plus one is executed. If the X Register is not zero, the next instruction in sequence is executed.
Indexing: No Indirect Addressing: Yes Registers Altered: Jump Address, P



If Sense Switch 1 (2, 3) is set, the instruction counter (P) is placed at the Jump Address, and the instruction at the Jump Address plus one is executed. If the tested Sense Switch is not set, the next instruction in sequence is executed.

Indexing: No Indirect Addressing: Yes Registers Altered: Jump Address, P

3.3.1.3 Execute Instruction Group. For the Execute group of instructions, the address field a contains a set of nine flags which define the logical conditions for executing an instruction contained at the effective execution address. The execution address is contained in the second word of the double-word instruction. Table G7(a), Appendix G, summarizes the logical conditions associated with each bit in the address field. The execute condition is the logical-AND of all "1's" in the a field. The most useful of the 512 possible execute instructions are contained in the mnemonic instruction repertoire recognized by the DAS assembler, summarized in Table G7(b). Figure 3-11



Fig. 3-11 Execute Instruction, General Flow

09027

illustrates the general flow for the execute instructions.

It is important to note that only single-word instructions should be executed. The single-word instruction groups are:

> LOAD/STORE ARITHMETIC LOGICAL CONTROL SHIFT REGISTER CHANGE

If the execute is attempted on double-word instructions, erroneous operation will occur. The double-word instruction groups are:

JUMP JUMP AND MARK EXECUTE EXTENDED ADDRESSING BYTE (optional) IMMEDIATE



The instruction located at the Execute Address is executed and then the next instruction in sequence is executed.



If the overflow indicator OF is set, the instruction at the Execute Address is executed, and then the next instruction in sequence is executed.

If the overflow indicator is not set, the next instruction in sequence is executed. Execution of the XOF instruction resets the overflow indicator.

Indexing: No Indirect Addressing: Yes Registers Altered: OF (reset)



If the A Register is positive or zero, the instruction at Execute Address is executed, and then the next instruction in sequence is executed. If the A Register is negative, the next instruction in sequence is executed.

Indexing: No Indirect Addressing: Yes Registers Altered: None



If the A Register is negative, the instruction at the Execute Address is executed, and then the next instruction in sequence is executed. If the A Register is positive, the next instruction in sequence is executed.



If the A Register is zero, the instruction at the Execute Address is executed, and then the next instruction in sequence is executed.

If the A Register is not zero the next instruction in sequence is executed.

Indexing: No Indirect Addressing: Yes Registers Altered: None



If the B Register is zero, the instruction at the Execute Address is executed, and then the next instruction in sequence is executed.

If the B Register is not zero, the next instruction in sequence is executed.



If the Index Register (X) is zero, the instruction at the Execute Address is executed, and then the next instruction in sequence is executed.

If the Index Register is not zero, the next instruction in sequence is executed.



If Sense Switch -1, (2, 3) is set, the instruction at the Execute Address is executed and then the next instruction in the sequence is executed. If the Sense Switch tested is not set, the next instruction is executed.

3.3.1.4 Extended Addressing Instruction Group (optional). The Extended Address Mode instructions are similar in format to the Immediate Instructions. However, the second word of the double-word instruction contains the effective address. The address can be indirect or direct. It is determined by bit 15 of the second word.

U <sub>15</sub>	U <sub>12</sub>	U <sub>11</sub>	U9	U <sub>8</sub>		U <sub>3</sub>	U <sub>2</sub>		U <sub>0</sub>	,
06		6			YY			х		

#### OP CODE ADDRESS MODE

YY equals any single word instruction in the OP CODE.

If $X =$	ADDRESS MODE	EFFECTIVE ADDRESS
0	Immediate	Second word contains operand
1	Relative to P	Contents of second word + (P Register + 1)
2	Indexed with X	Contents of second word + X Register
3	Indexed with B	Contents of second word + B Register
4	Direct or Indirect	Contents of second word is the direct address if Bit 15 is 0. Contents of second word is an indirect address if Bit 15 is a 1.



The contents of the memory location as addressed by the Operand Address at location n + 1 are placed in the A Register.

Indexing: Yes Indirect Addressing: Yes Register Altered: A



The contents of the memory location as addressed by the Operand Address at location n + 1 are placed in the B Register.

Indexing: Yes Indirect Addressing: Yes Register Altered: B



The contents of the memory location as addressed by the Operand Address at location n + 1 are placed in the X Register.



The contents of the A Register are stored in the memory location as addressed by the Operand Address at location n - 1.

Indexing: Yes Indirect Addressing: Yes Register Altered: Memory

3.3.1.5 <u>Byte Instruction Group (Optional)</u>. The optional Byte instruction group provides a set of five commands for selectively loading, storing or comparing the bits of the A Register. Bit selection is controlled by a mask in the B Register. The address field a specifies the operation to be performed. Table G9, Appendix G, summarizes the byte instructions. Figures 3-12 and 3-13 illustrate the general flow for two of these operations.



The contents of The effective memory address are selectively loaded into the bit positions of the A Register. If B Register bit  $B_i = 1$ , the contents of  $A_i$  are replaced by  $M_i$ . If  $B_i = 0$ ,  $A_i$  is unaltered. The following table summarizes the logical operations performed.

Operand Bits			Results
Ai	Bi	Mi	_A <sub>i</sub>
0	0	0	0
0	0	1	. 0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1



09028

Fig. 3–12 Selective Load A, General Flow







3-49



The contents of the A Register are selectively stored in the effective memory address. If the B Register bit  $B_i = 1$ , the contents of  $M_i$  are replaced by  $A_i$ . If  $B_i = 0$ , then  $M_i$  is unaltered. The following table summarizes the logical operations performed:

Operand Bits			Results
Ai	Bi	Mi	Mi
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



The complement of the contents of the effective memory address is selectively loaded into the bit positions of the A Register. If B Register bit  $B_i = 1$ , the contents of  $A_i$  are replaced by the complement of  $M_i$ . If  $B_i = 0$ , then  $A_i$  is unaltered. The following table summarizes the logical operations performed:

Operand Bits			Results
_A;	Bi	Mi	Ai
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Indexing: No Indirect Addressing: Yes Registers Altered: A

SSAC

Selective Store A Register Complement

Timing: 2 Cycles



The complement of the contents of A Register is selectively stored in the effective memory address. If B Register bit  $B_i = 1$ , the contents of  $M_i$  are replaced by the complement of  $A_i$ . If  $B_i = 0$ ,  $M_i$  is unaltered. The following table summarizes the logical operations performed.

Operand Bits			R	esults
<u>Ai</u>	<u>B;</u>	Mi		Mi
0	0	0		0
0	0	1		1
0	1	0		1
0	1	1		1
1	0	0		0
1	0	1		1
1	1	0		0
1	1	1		0

Indexing: No Indirect Addressing: Yes Registers Altered: Memory



The contents of the A Register are selectively compared for equality with the contents of the effective memory address. Ones in the B Register specify the bits to be compared. If all selected bits in A are equal to the corresponding bits in the effective memory address, the overflow indicator (OF) is set.

Indexing: No Indirect Addressing: Yes Registers Altered: OF

### 3.3.2 Double-Word Non-Addressing Instructions

The double-word non-addressing instructions consist of the Immediate instruction group. The operand for the immediate instruction is contained in the second word of the double-word instruction. Address modification is not permitted for this group of instructions. The immediate instruction group codes are summarized in Table G10, Appendix G.



The contents of the OPERAND at location n + 1 are placed in the A Register.



The contents of the OPERAND at location n + 1 are placed in the B Register.

Indexing: No Indirect Addressing: No Registers Altered: B



The contents of the OPERAND at location n + 1 are placed in the X Register.

Indexing: No Indirect Addressing: No Registers Altered: X

 STAI
 Store A Register Immediate
 Timing: 2 Cycles

 17
 16
 15
 14
 13
 12
 11
 10
 9
 8
 7
 6
 5
 4
 3
 2
 1
 0

 n
 0
 6
 050
 050
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0

The contents of the A Register are placed in the OPERAND at location n + 1.

Indexing: No Indirect Addressing: No Registers Altered: OPERAND



Store B Register Immediate

Timing: 2 Cycles

Indexing: No Indirect Addressing: No Registers Altered: OPERAND

STBI



The contents of the A Register are added to the contents of the OPERAND at location n + 1. The sum is placed in the A Register. After execution, if  $(A) \ge 2^{15} (2^{17})$  or  $< -2^{15} (-2^{17})$ , the overflow indicator (OF) is set.

Indexing: No Indirect Addressing: No Registers Altered: A, OF



The contents of the OPERAND at location n + 1 are subtracted from the A Register. The difference is placed in the A Register. After execution, if (A)  $\geq 2^{15} (2^{17}) \text{ or} < -2^{15} (-2^{17})$ , the overflow indicator (OF) is set.

Indexing: No Indirect Addressing: No Registers Altered: A, OF



The contents of the B Register are multiplied by the contents of the OPERAND at location n + 1. The product is placed in the A and B Registers with the most-significant half of the product in the A Register, and the least-significant half in the B Register. The sign of the product is contained in the sign position of the A Register. The sign position of the B Register is set to zero.

> Indexing: No Indirect Addressing: No Registers Altered: A, B



The contents of the A and B Registers are divided by the contents of the OPERAND at location n + 1. The quotient is placed in the B Register, and the remainder is placed in the A Register. If  $(A, B) \ge 1$  the overflow indicator (OF) is set.

> Indexing: No Indirect Addressing: No Registers Altered: A, B, OF



The contents of the OPERAND at location n + 1 are incremented by one, Mod  $2^{16}$  ( $2^{18}$ ). After execution, if (n + 1) $\geq 2^{15}$  ( $2^{17}$ ), the overflow indicator (OF) is set.

Indexing: No Indirect Addressing: No Registers Altered: OPERAND, OF



An exclusive-OR is performed between the contents of the OPERAND at location n + 1 and the A Register, and the result is placed in the A Register. If the same bit position of the OPERAND and the A Register contain a zero, or if both bit positions contain a one, the result is set to zero, If the contents of the same bit position of the OPERAND and the A Register are not equal; i.e. one contains a one and the other a zero, the result is set to one. The following table summarizes the logical operations performed:

OF	PERAND	RESULT
Ai	OPERAND i	Ai
0	0	0
0	1	1
1	0	1
1	1	0

Indexing: No Indirect Addressing: No Registers Altered: A



An inclusive-OR is performed between the contents of the OPERAND and the A Register. The result is placed in the A Register. If either the OPERAND or the A Register contains a one in the same bit position, a one is placed in the result in the A Register. The following table summarizes the logical operations performed:

0	PERAND	RESULT
Ai	OPERAND	Ai
0	0	0
0	1	1
1	0	1
1	1	1

Indexing: No Indirect Addressing: No Registers Altered: A



A logical-AND is performed between the contents of the OPERAND and the A Register. The result is placed in the A Register. If the same bit position of the OPERAND and the A Register contain a one, the result is set to one; otherwise, the result is set to zero. The following table summarizes the logical operations performed:

_	OPERATION RESUL			
Ai	OPERAND i	Ai		
0	0	0		
0	1	0		
1	0	0		
1	1	1		

# SECTION IV DATA 620 INPUT / OUTPUT SYSTEM

# SECTION IV DATA 620 INPUT/OUTPUT SYSTEM

# 4.1 INTRODUCTION

This section describes the operation and instruction set of the computer input/output system which includes the data transfer, external control, program sense, and program interrupt facilities.

The DATA 620 input/output system is designed to facilitate integration of the computer into an overall system. Refer to the Interface Reference Manual for detailed information required for special interface designs.

A wide selection of optional peripheral devices is also available. The basic complement of standard peripherals for the DATA 620 is described in Section VI.

# 4.2 ORGANIZATION

As shown in the block diagram, Figure 2-1, the I/O Section of the computer communicates with the operational registers and the memory through the internal C Bus. Data and control signals are transmitted to and from external peripheral devices through the I/O Bus.

### 4.2.1 Overall Operation

The overall organization of the DATA 620 V/O System, including a typical set of peripheral devices, is shown in Figure 4-1. Standard or special peripheral devices are in parallel on the V/O Bus. Any number of logical devices, up to a total of 64, may be added.

Two types of 1/O operations may be performed: program control and automatic control. Programcontrolled information transfers between the Central Processor and the external devices to be executed are:

a. <u>External control</u>. An external control code may be transmitted, under program control, from the Central Processor to an external device.

b. <u>Program sense</u>. The Central Processor can sense the status of a selected external line under program control.

c. <u>Single-word transfer to/from A and B Registers</u>. A single word may be transferred to or from the A and B Registers under program control.

d. Single-word transfer to/from memory. A single word may be transferred to or from any memory location under program control.



09038

Fig. 4-1 DATA 620 I/O System Organization

The following types of automatically controlled information transfers between the Central Processor and the external devices may be executed independently of the program:

a. <u>Program interrupt</u>. An external device may force the program to execute an instruction at a specified location in memory.

b. <u>Buffer Interlace Controller (BIC) transfer to/from memory</u>. Blocks of words may be transferred to or from sequential memory locations under control of an optional Buffer Interlace Controller (BIC). Devices controlled by the BIC may also be operated under program control (single-word transfers).

c. Interlace data transfers. Single words may be transferred to or from memory by a special interface controller which uses the control signals available on the I/O Bus.

## 4.2.2 Input/Output (I/O) Bus.

A typical organization of peripheral devices on the I/O Bus is shown in Figure 4-1. The I/O Bus consists of the E Bus, plus a set of control lines. The E Bus contains 16 (or 18) pairs of bi-directional lines which transmit control codes, addresses, and data between the Central Processor and the peripheral devices connected, in parallel, to this bus.

Information transfers are synchronized by peripheral controllers; these controllers may, in turn, control one or more peripheral devices. The Central Processor communicates directly with all peripheral controllers under program control. It may determine when a device is ready to send or receive information by sensing associated sense lines, or it may be notified by means of a program interrupt. Standard Priority Interrupt and Sense Line Controllers are available, or special controllers may be provided.

Where block transfers of data, independent of, and concurrent with, internal operations are required (such as from tapes, drums, commutators, etc.) the Buffer Interlace Controller may be provided. This element contains hardware registers which automatically generate the proper memory addresses for successive data transfers to or from the Central Processor memory, directly to or from the device through its controller.

This type of operation uses the program trap facilities of the Computer. The trap sequence temporarily halts the program, without altering the program sequence, while the trapped I/O transfer occurs. Special interface designs may also take advantage of the trap facilities to control I/O transfers.

### 4.2.3 Input/Output Operations

During information transfers over the I/O Bus, the E lines may carry control codes, addresses or data, depending upon which type of operation is being performed. Table 4-1 defines the I/O control line signals used to synchronize all input/output operations. Table 4-2 summarizes the signals present on the E Bus during the program-controlled I/O operations.

	Table	4-1	
I/O	CONTROL	LINE	SIGNALS

CONTROL LINE	signal name	FUNCTION
Function Ready	FRYX-I	Indicates that the E Bus contains ex- ternal control information.
Data Ready	DRYX-I	Indicates that the E Bus contains the data .
Sense Response (Sent back to computer)	SERX-I	Indicates logical state of line desig- nated by sense line address on E Bus.
Interrupt Request	IURX-I	Indicates a demand from the Interrupt module to force program to take one instruction from location specified by address on E Bus. This Address will be placed on E Bus when IUAX-I becomes true.
Interrupt Acknowledge	IUAX-I	Indicates that external interrupt de- mand is being acknowledged. Add- ress is placed on E Bus and removed when IUAX-1 goes false.
Trap Output	TPØX-I	Indicates that a Buffer Interlace Controller (or equivalent) is request- ing a data transfer from memory.
Trap Input	TPIX-I	Indicates that a Buffer Interlace Controller (or equivalent) is request- ing data to be transferred to memory.
Interrupt Clock	IUCX-I	1.1-mc pulse on party line for provid- ing clock to the Interrupt module. This clock may also be used in any interface design.
Priority Out	PR IX –I	Priority line used with interrupt and Buffer Interlace Controller modules for priority determination.
Priority In	PR4X-I	Priority Line returned to computer for permitting console interrupt.
Priority 2 and 3	PR(N)X-I	Intermediate priority lines that are used on the I/O bus for allowing flex- ible priority assignments along the

# Table 4-1 (cont'd) VO CONTROL LINE SIGNALS

CONTROL LINE	SIGNAL NAME	FUNCTION
System Reset	SYRT-I	Party line. Reset line for initializing peripheral
		RESET switch.
Interrupt Jump	IUJP-I	Indicates that instruction at inter- rupt location is a Jump (2-word) in- struction.

# 4.2.4 I/O Cable Adapter Card

The I/O Cable Adapter is a standard VersaLOGIC module (VL121) designed to facilitate interfacing with the DATA 620 I/O Bus. Typical examples illustrating its use are given in the Interface Reference Manual. This card simplifies the use of many types of I/O interfaces.

# 4.3 **PROGRAM CONTROL FUNCTIONS**

Interfacing functions fall into two major categories: programmed operations, and automatic operations. The programmed operations are: External Control (single-bit out), Sense Operations (testing a single bit), Data Transfer In (full-word inputs), and Data Transfers Out (full-word outputs). The following paragraphs describe the programmed operations and examples of their use. The I/O instruction group is summarized in Table G-11, Appendix G.

# 4.3.1 External Control

The External Control instruction is a single word, non-addressing instruction. It places a function code, contained in Bits 0-8, on the E Bus to effect a control operation on an external device.



OPERATION		BITS	GENERAT	ED BY D	ATA 620		BITS GENERATED BY DATA 620								
	EB15-1	EB14-1	EB13-1	EB12-I	EB11-I	EB10-1, EB09-1	EB08-1	EB07-I	EB06-1	EB05-1 to EB00-1	Function				
Output from Memory Output from A Register Output from B Register	0	1	0	0	0	Unused	Note 1	0	0	Device Address (00-63 <sub>10</sub> )	Data Out				
Input to Memory Input to A Register Input to B Register	0	0	1	0	0	Unused	Note 1	0	0 1 0	Device Address (00-63 <sub>10</sub> )	Data In				
Sense state of External Device	0	0	0	1	0	Unused	Function Code			Device Address (00-63 <sub>10</sub> )	Sense				
Send function code to External Device	0	0	0	0 ~	1	Unused	Function Code			Device Address (00-63 <sub>10</sub> )	External Control 100XXX				
Send Aux. Function code to External Device	1	0.	0	0	0	Unused	Functio	on Code		Device Address	External Control 104XXX				

Table 4–2 SUMMARY OF E BUS SIGNALS DURING FRY TIME

Note 1: If EB08-1 is TRUE, selected register in computer is cleared. If EB08-1 is FALSE, selected register in computer is not cleared. Bits EB06-1 to EB08-1 generally ignored by 1/O Controller:

The nine bits represented by XYY are placed on the E Bus for transmission to the I/O controllers. The device address is contained in the YY portion of the data, and the X portion of the data contains the function to be performed by the selected device.

> Indexing: No Indirect Addressing: No Registers Altered: None

#### 4.3.2 Program Sense

The sense instruction is a double-word, addressing instruction which senses the logical state of an external line. Figure 4-2 shows the execution of this instruction.



The nine bits represented by XYY are placed in the Party Line I/O Bus and represent the condition to be tested. X defines a specific line within device YY. The associated peripheral controller replies with either a true or false condition.

If a true condition is received by the DATA 620, a jump is made to the Jump Address. If a false condition is received the next instruction in sequence is executed.

Indexing: No Indirect Addressing: No Registers Altered: P

4.3.3 Data Transfer In

Two types of Data Transfer In instructions are provided: input to operational registers, and input directly to memory. The first type of input instruction is a single-word, non-addressing class instruction; the second type of input instruction is a double-word, addressing class instruction.





09029

Fig. 4-2 Sense Instruction, General Flow

The A Register is cleared and a data word from the selected device, ZZ, is transferred into the A Register.

Indexing: No Indirect Addressing: No Registers Altered: A

CIB

Clear and Input to B Register

Timing: 2 cycles

 17
 16
 15
 14
 13
 12
 11
 10
 9
 8
 7
 6
 5
 4
 3
 2
 10

 10
 2
 6
 6
 2
 6
 2
 6
 2
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10
 10

The B Register is cleared and a data word from the selected device, ZZ, is transferred to the B Register.

Indexing: No Indirect Addressing: No Registers Altered: B

INA

generation of

Input to A Register Timing: 2 cycles 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 10 2 1ZZ 18-bit option

A data word from the selected device, ZZ, is inclusively-ORed with the contents of the A Register.



A data word from the selected device, ZZ, is inclusively-ORed with the contents of the B Register.

Indexing: No Indirect Addressing: No Registers Altered: B



A data word from the selected device, ZZ, is placed in the effective memory address. Figure 4-3 shows the execution of this instruction.

Indexing: No Indirect Addressing: No Registers Altered: Memory

### 4.3.4 Data Transfer Out

Two types of Data Transfer Out instructions are provided: output from operational registers, and output from memory. The first type of output instruction is a single-word, non-addressing class instruction; the second type is a double-word, addressing class instruction.



The contents of the A Register are transferred to the selected device, ZZ.





Indexing: No Indirect Addressing: No Registers Altered: None

ØBR	Output from B Register														T	imi	ing	: 2	cy.	cle	S	
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
		10						3			2ZZ											
	18- opt	bit ion																				

The contents of the B Register are transferred to the selected device, ZZ.

Indexing: No Indirect Addressing: No Registers Altered: None



The contents of the effective memory address are transferred to the selected device, ZZ.

Indexing: No Indirect Addressing: No Registers Altered: None

# 4.4 AUTOMATIC CONTROL FUNCTIONS

Two types of computer timing sequences are provided to automatically transfer control and information signals between the I/O and the DATA 620:

a. An interrupt timing sequence is initiated when the DATA 620 recognizes an external interrupt signal. This sequence forces the computer to execute an instruction at the memory location specified by interrupt logic through the E Bus.

b. A trap timing sequence is initiated when an external device signals that it wishes to transfer a word to or from memory. The external device must supply the memory address of the word through the E Bus. This sequence delays the internal program sequence for the time required to execute the I/O transfer (2.7 µsec). The devices that demand either of these automatic sequences must first establish a priority to resolve two or more simultaneous demands for service. The priorities of devices demanding service are determined every 1.8 µsec, and are clocked by the Interrupt Clock (refer to Table 4-1).

The basic computer has two built-in priority devices, both of which are internal program interrupts. The power failure interrupt is permanently wired for the highest priority. Unless power failure (scanned every 1.8 µsec) is detected, the computer will service interrupt or trap requests from the I/O Cable on a priority basis. If no requests are being received, the computer will accept a request from the console interrupt switch which is permanently wired for the lowest priority.

Priority assignment for devices on the I/O Cable is optional and is a part of the system definition. Priorities may be fixed, for any given configuration, by properly connecting priority lines in the I/O Cable. Priorities can be altered if the definition changes.

# 4.4.1 Program Interrupt

The DATA 620 has a multi-level interrupt system with single-execute, on/off and selective arm/disarm capability. Each interrupt line is assigned a unique memory destination address which is the first of a pair of locations. The system is modular and expandable in sets of eight levels. Two sets of eight are grouped to form sixteen. Each group of eight or sixteen has a unique device address. Two interrupts are provided, as standard, with the minimum machine configuration. The first and highest priority is connected to the power failure protection system. The second and lowest priority is connected to the console interrupt pushbutton. An interrupt response to an external signal can be accomplished as quickly as two memory cycle periods.

Each interrupt line has an enable/disable flip-flop which is addressable and set by interrupt control instructions. If signals exist on one or more interrupt lines, the highest-priority line is recognized and the corresponding memory destination address is transmitted to the DATA 620 after the current instruction is executed.

The program can maintain the hardware order of priority levels, or re-order to meet dynamic queueing. For each group the order is determined by a 16-bit mask word transferred by the program to the arm/ disarm flip-flops in the interrupt system. The action initiated by the interrupt subroutine causes the interrupting device to remove its requesting signal.

An acknowledgement of an interrupt causes the instruction located at the destination address to be executed. The instruction can be any of the DATA 620 repertoire. This technique permits the interrupts to be of the "single execute" type, whereby single-instruction responses to external signals can be serviced in one instruction period. A real-time clock can be implemented with an interrupt line and an external pulse generator. An automatic data channel can be implemented with as few as two interrupt lines. If the executed instruction is a jump, the interrupt system is automatically inhibited permitting the inhibit to be terminated under program control. While in the inhibit mode, the interrupt subroutine may selectively enable and disable levels, and then enable the system permitting the selected levels to interrupt the level being processed.

### 4.4.2 Interlace Data Transfers

Interlace data transfers may be performed concurrently with internal program operation. This type of operation uses the computer trap timing sequence to delay the program for three cycles (5.4 µsec), while a word is transferred between memory and a peripheral device. The transfer is controlled by the external device which must transmit the memory address of the data word, and must synchronize the operation using the signals transmitted over the I/O Control lines (Table 4-1). The maximum interlace transfer rate is 202,000 words per second.

The general trap sequence flow is shown in Figure 4-4. The maximum computer delay in acknowledging a trap request is 5.4 usec. However, the time delay experienced by a specific controller in receiving acknowledgement to a trap request may be extended by the time required for the Central Processor to service higher-priority requests.

Special peripheral controllers designed for system applications (such as A/D and D/A converters, etc.) may utilize the trap facilities of the computer to implement automatic I/O operations (refer to the Interlace Reference Manual for detailed design information). A standard Buffer Interlace Controller is also available (refer to paragraph 6.2) for use with all standard DATA 620 peripheral equipments. Special system devices may also be interfaced for interlace operations under control of this unit.

#### 4.5 DIRECT MEMORY ACCESS AND OVERLAP CONTROL (OPTIONAL)

Complex data systems frequently require data buffering and multiple simultaneous communications. Functional processing may be time-phased. For example, during one phase the system may be in "data acquisition and quick look" and in another phase, be in "data analysis". During the "data acquisition" phase, maximum throughput is required. During "data analysis", the highest-possible processing rates are desired. These abilities can be best obtained if the memory complex is modular and can service multiple purposes. The Direct Memory Access and Overlap Control option provides this capability.

Direct Memory Access and Overlap Control (DMA) provides an additional memory hub, priority and control logic, and a memory bus. The additional memory hub makes available the W Register, the L Register, and memory control signals on lines isolated from the primary memory bus. Priority and control logic gives the DMA priority over the DATA 620 when both units simultaneously access a memory module. The additional memory bus provides a facility for system devices to communicate with the memory module over an independent bus. A second DATA 620 can be connected to this memory bus. An overlap control option must be added to each memory module. The DMA enables the memory modules to operate simultaneously in the general-purpose memory modes of: Read/Write, Read/Modify Write, Clear/Write, and half-cycle Read or Write.


09040

Fig. 4-4 Trap Sequence, General Flow

4-15

# SECTION V CONTROL CONSOLE OPERATION

### SECTION V CONTROL CONSOLE OPERATION

### 5.1 CONTROLS AND INDICATORS

The DATA 620 Control Console (Fig. 5-1) provides controls and displays required for operator communication with the computer. Control Console facilities are of two kinds: register displays, and control switches. The contents of all operational registers in the computer, including the Instruction Register, are continuously displayed in binary-octal form. Indicators are also switches which permit independent control over each bit in the registers. The functions and applications, of the register displays are summarized in Table 5-1. During normal operation (RUN mode) the displays are active; however, the register entry and reset switches are deactivated to prevent accidental alteration of the register contents.

Control switches permit the operator to manually alter normal program operation. These switches, described in Table 5-1, provide considerable control flexibility and are useful for maintenance, troubleshooting, and program debugging. The Sense switch controls are also useful in normal program operation to allow selection, by the operator, of particular program sequences to be executed.

CONTROL OR INDICATOR	FUNCTION
A REGISTER	Illuminated switch/indicators continuously display con- tents of the A Register. RESET switch shows state of over- flow flip-flop. Pressing switch enters a "1" into corres- ponding bit position. Pressing RESET switch clears regis- ter, except the overflow bit. The overflow bit is set or reset by execution of the Set Overflow (or arithmetic con- dition) and Reset Overflow instructions.
B REGISTER	Illuminated switch/indicators continuously show contents of the B Register. Pressing switch enters a "1" into cor- responding position. Pressing RESET switch clears entire register.
	Illuminated switch/indicators continuously show the cur- rent instruction being held in the Instruction (U) Register during execution. Pressing switch enters a "1" into cor- responding bit position. Pressing RESET switch clears en- tire register.

Table 5-1 CONTROLS AND INDICATORS





CONTROL OR	FUNCTION
INDICATOR	
INSTRUCTION COUNTER	Illuminated switch/indicators continuously show memory location of the next instruction to be executed when the computer is halted. Pressing switch enters a "1" into corresponding bit position. Pressing RESET switch clears entire register.
INDEX REGISTER	Illuminated switch/indicators continuously show contents of the Index (X) Register. Pressing switch enters a "1" into corresponding bit position. Pressing RESET switch clears entire register.
POWER ON/OFF	Alternate-action switch/indicator turns memory and logic power supplies on and off. This switch also controls Teletype Controller power. Switch indicator lights when memory and computer power are both on; indicator is turned off when memory power is turned off.
SYSTEM RESET	Momentary-contact switch/indicator permits manual re- set following memory temperature overload condition and is used to initialize computer and peripheral equip- ment. Indicator lights when memory power has been automatically turned off by over-temperature in the memory. Pressing this switch restores power to the memory and turns indicator off. POWER ON indicator is turned on when temperature overload circuit is reset by this switch.
RUN	Momentary-contact switch/indicator sets computer to normal mode of operation. Indicator is turned off and operation is halted when STEP switch is pressed or a program HALT instruction is executed.
STEP	Momentary-contact switch/indicator permits operation to be halted and the program to be executed one instruc- tion at a time. Pressing this switch in the RUN mode stops operation, turns RUN indicator off, and turns STEP indicator on. INSTRUCTION REGISTER display indicates next instruction to be executed when STEP switch is pressed. PROGRAM COUNTER display indi- cates location of next instruction to be executed after the instruction contained in Instruction Register is exe- cuted. Normal operation is started and STEP indicator is turned off when RUN switch is pressed.

# Table 5–1 (cont'd) CONTROLS AND INDICATORS

CONTROL OR INDICATOR	FUNCTION
REPEAT	Alternate-action switch/indicator permits manual repeat of an instruction in Instruction Register. Pressing STEP switch executes instruction and advances Program Coun- ter; however, contents of the Instruction Register are left unchanged. Switch and indicator on the Control Console are activated only when the STEP switch is on (operation halted); however, Maintenance Panel con- nections can activate Repeat mode during RUN condi- tions (for maintenance purposes).
SENSE SWITCHES 1, 2, 3	Alternate-action switch/indicators permit manual pro- gram control whenever the sense switch Jump, or Jump-and-Mark, or Execute instructions (JSS1, JSS2, JSS3, JS1M, JS2M, JS3M, XS1, XS2, XS3) are per- formed. The indicated Jump and Execute operations are performed only if the corresponding Sense Switch is ON.
INTERRUPT	Momentary-contact switch permits operator to manually interrupt the current program sequence and force the next instruction to be taken from a fixed memory loca- tion. Operations from that point are determined by the program.

### Table 5-1 (cont'd) CONTROLS AND INDICATORS

### 5.2 MANUAL OPERATIONS

Control Console operation is simple and may be understood by reference to Table 5-1 and Figure 5-1. The following paragraphs describe typical operating sequences which illustrate normal use of the computer.

### 5.2.1 Power Control

The POWER ON switch supplies ON/OFF power to computer logic, memory, and controller logic. Memory power is automatically turned off (and the internal power fail interrupt is generated) if the temperature sensor in the memory detects an overload condition. When this occurs, the POWER RESET lamp is turned on and the POWER ON lamp is turned off (note that computer power is still on even though the lamp is off). Memory power may be re-applied when the temperature has returned to normal by either pressing the POWER RESET switch, or by turning the POWER ON switch off and then on again.

### 5.2.2 Manual Program Entry and Execution

When the computer is halted (STEP mode), programs and data may be read from memory and entered into memory, and a pre-stored program may be manually executed.

To load words into memory (either instructions or data), set up the desired word in the A, B, or X Register. Set up the appropriate store-type instruction (STA, STB, STX) with the desired operand address in the Instruction (U) Register and press the STEP switch to execute the store operation.

To display the contents of any memory cell in the A, B, or X Register displays, set up the appropriate load-type instruction (LDA, LDB, LDX) with the proper memory address in the Instruction Register; then press the STEP switch to load the selected word into the register.

To manually execute a program stored in memory, set up the starting location of the program in the Program Counter. When the STEP switch is pressed, the instruction contained in the Instruction Register is executed, and the instruction of the selected location is transferred to the Instruction Register. Repeated operation of the STEP switch will then step through the program one instruction at a time. All operations such as multi-level indirect addressing will be performed for each instruction each time the STEP switch is operated. Note that I/O instructions that involve an asynchronous device which transfers data in a block (such as magnetic tape or the Teletype) generally cannot be operated in a single-step mode.

### 5.2.3 Instruction Repeat

In the STEP mode, the Instruction Register contains the next instruction to be executed when STEP is pressed. The Program Counter contains the location of the next instruction to be transferred to the Instruction Register after the current instruction is executed.

In some cases, it is desirable to manually execute an instruction several times. When the REPEAT switch is on, Instruction Register loading, when STEP is pressed, is inhibited even though the Instruction Counter is advanced each time. This mode is particularly useful for loading words into sequential memory locations, or for displaying the contents of sequential memory cells.

To load a group of sequential memory cells, set up the appropriate store-type instruction (STA, STB, STX) in the Instruction Register with the Relative Address mode in the M Field and the base address in the A Field. Repeated operation of the STEP switch will store the contents of either A, B, or X into sequential memory locations. The word loaded on each step may be changed by entering the desired value into the operational register for each step.

To display the contents of a group of sequential memory cells, set up the appropriate load-type instruction (LDA, LDB, LDX) in the Instruction Register, in the relative address mode, with the base address in the Instruction Register and the A Field = 0. The contents of the sequential locations will be displayed in the selected operational register with each operation of the STEP switch.

### 5.2.4 Sense Switches

The sense switches allow the operator to dynamically alter a program sequence in either the RUN or STEP mode. The three sense switches provide a logical-AND function with bits 6-8 of the instruction word, and consequently can be used for various logical branches set up on the Console.

### 5.2.5 Manual Interrupt

If the INTERRUPT switch is pressed while the program is in the RUN mode, a program interrupt signal is generated. This signal breaks the normal program sequence for one cycle and forces execution of an instruction at a fixed location. If the instruction at the fixed location is not a jump or halt, the normal program sequence is resumed. A Jump-and-Mark instruction is used to transfer to a special interrupt routine. This interrupt is particularly useful for troubleshooting operations and may also be used for handling emergency conditions detected by the operator.

# SECTION VI PERIPHERAL EQUIPMENT

1

### SECTION VI PERIPHERAL EQUIPMENT

### 6.1 GENERAL

A wide variety of standard peripheral devices are available, providing broad flexibility in adapting the computer system to any set of requirements. Table 6-1 summarizes characteristics of the basic optional peripherals available.

The following paragraphs present general descriptive material and application information for the basic peripheral group. Additional information on the device controllers is contained in individual reference manuals for the units.

### 6.2 BUFFER INTERLACE CONTROLLER

The Model 620-15 Buffer Interlace Controller (BIC) is an optional accessory for the DATA 620 computer. The BIC controls transfer of data blocks between the memory and peripheral I/O devices, concurrent with program operations in the DATA 620. Full 16/18-bit word transfers can be controlled at rates up to 202,000 words per second.

The BIC is attached to the I/O Cable and generates the addresses and timing signals that control transfer of data words, through the I/O Bus, between a selected device and the DATA 620 memory. Any number of peripheral devices may be controlled by the BIC, limited to a maximum of 64 device numbers which may be assigned to all peripheral equipments (including the BIC). Multiple Buffer Interlace Controllers, with arbitrary priority assignments, may be used on the I/O Cable permitting concurrent data transfers to and from several peripheral devices.

### 6.2.1 Description

A block diagram of the BIC is shown in Figure 6-1. There are two major functional elements: the Buffer Address Control which maintains the current and final memory addresses for transferred data words, and the Sequence Control which synchronizes data transfer. The BIC sends and receives timing and control signals to and from peripheral controllers through the B Cable.

The BIC is connected to the 1/O Cable in the same manner as any other peripheral controller. A typical scheme for connecting peripheral controllers and multiple BIC's is shown in Figure 6-2. The BIC's and peripheral controllers are connected to the 1/O Cable in parallel, using standard cables and connectors. An arbitrary number of peripheral devices may be controlled by a BIC by attaching them to the B Cable. All standard 620-series peripheral controllers may be adapted for operation with the BIC. Note that an adapted peripheral controller may be operated directly under program control whenever it is not selected by the BIC.

To perform an operation, the BIC is initialized, under program control, with the Initial and final addresses of the block of data to be transferred; then the desired peripheral device is selected and

MODEL NO.	ITEM	SOFTWARE
620-60	First TTY unit added to computer, ASR-33 with adapter. Reads at 10 cps, punches and types at 10 cps. Operates on- or off-line.	I/O Driver
620-60-1	Second and each additional ASR-33 TTY unit with adapter. Reads 25 cps, types and punches at 10 cps.	I∕O Driver
620-61	First TTY unit added to computer, ASR-35 with adapter. Reads at 10 cps, punches and types at 10 cps. Operates on- or off-line.	I∕O Driver
620-61-1	Second and each additional ASR-35 TTY unit with adapter. Reads, types, and punches at 10 cps.	I/O Driver
620-11	Byte processing instruction set	DAS
620-13	Real-time clock	I/O Driver
620-15	Buffer Interlace Controller, and one device adapter	I/O Driver
620-15-1	Additional Buffer Interlace Controller device adapter	N/A
620-20	Buffered output channel, 16/18-bit parallel	l/O Driver (Special)
620-21	Buffered input channel, 16/18-bit parallel	l/O Driver (Special)
620-22	Gated input channel, 16/18-bit parallel	l/O Driver (Special)
620-23	Gated output channel, 16/18-bit parallel	l/O Driver (Special)
620-25	Eight external sense lines	N/A
620-26	Eight external control lines	N/A
620-27	Eight priority interrupt lines with arm/disarm facility	N/A
620-30	Magnetic tape control unit and one transport. Includes assembly/disassembly register, IBM-compatible, operates at 45 ips. Dual density, 556 and 800 bpi.	I∕O Driver

8

Table 6-1 STANDARD DATA 620 PERIPHERALS

	Table	6-1	(cont'd)
STANDARD	DATA	620	PERIPHERALS

MODEL NO.	ITEM	SOFTWARE
620-31	Magnetic tape control unit and master transport to control up to three slaves. Includes assembly/dis- assembly register, operates at 45 ips. Dual-density 556 and 800 bpi. IBM-compatible.	I∕O Driver
620-31-1	Slave transport for model 620–31	I/O Driver
620-32	Magnetic tape control unit and one transport. Includes assembly/disassembly register, IBM-compatible, operates at 75 ips. Dual-density 556 and 800 bpi.	l/O Driver
620-33	Magnetic tape control unit and master tape transport to control up to three slaves. Includes assembly/disassembly register, operates at 75 ips. IBM-compatible, dual- density 556 and 800 bpi.	I∕O Driver
620-33-1	Slave transport for model 620-33.	I/O Driver
620-34	Magnetic tape control unit and one transport. Includes assembly/disassembly register, IBM-compatible, operates at 120 ips, dual-density 556 and 800 bpi.	I∕O Driver
620-35	Magnetic tape control unit and master tape transport to control up to three slaves. Includes assembly/disassembly register, operates at 120 ips. IBM-compatible. Dual- density 556 and 800 bpi.	I/O Driver
620-35-1	Slave transport for model 620–35.	I∕O Driver
620-41	Disc memory master control unit and one disc file. Up to 256K, 16-bit words of storage.	I∕O Driver
620-50	Card reader and adapter, 90 CPM.	I/O Driver
620-52	Card punch and adapter, 100 CPM.	I/O Driver
<b>620–</b> 56	High-speedLinePrinter,120 columns,600 LPM, buffered.	I∕O Driver
620-57	Medium-speed Line Printer, 120 columns, 300 LPM, buffered.	I/O Driver
620-58	Paper tape reader and adapter. Reads at 300 cps. Reads 5-, 7-, or 8-level tape.	I∕O Driver

### Table 6-1 (cont'd) STANDARD DATA 620 PERIPHERALS

MODEL NO.	ITEM		SOFTWARE								
620–59	Paper tape punch and ada Punches 5-, 7-, or 8-leve	l∕O Driver									
620-59-1	Paper tape system with con Includes models 620–58 ar	Paper tape system with common controller. Includes models 620–58 and 620–59.									
620-62	Full duplex interface to Be	I∕O Driver									
620-70	Model 503 Oscilloscope a able points (without oscill	I/O Driver									
620-75	Digital plotter. Plots at 3	00 increments per second.	Output Driver and Plot Routines								
JIANDARD 3	OFTWARE										
DASSy Maintain AIDOn Correct	mbolic Assembler . Maintenance Program -line diagnostic & utility Correction of Symbolic programs	FORTRAN ASA Ba Programmed Arithmetic Elementary Functions	sic FORTRAN								

started by the DATA 620. The BIC then controls data transfers at the rate required by the peripheral device. When the block transfer is complete, the BIC automatically terminates the transfer operation. To handle abnormal conditions such as illegal stops, or situations where the number of words to be transferred is not known in advance, BIC transfers may also be terminated by a signal from the peripheral device.

The BIC is provided with two sense functions to permit testing for proper connection of a selected device, and for an abnormal stop condition.

The BIC is applicable in all types of block I/O operations. Typical uses include control of magnetic tape units, card readers and punches, discs and drums, analog-to-digital converters, etc.

#### 6.2.2 Programming

The Buffer Interlace Controller provides the programmer with the capability of transferring a block of data by specifying the first and final memory addresses of the block, selecting the peripheral device, and starting the transfer. Once initiated, data block transfer is carried out without further program attention.





6-5



Fig. 6-2 Multiple BIC Cable Connections

6--6

There are 15 specific instructions associated with the BIC. These instructions consist of the following:

a.	External	С	OI	nti	rol	.	•	•	•	•	•	•	•	•	2 instructions
b.	Transfer	•	•	•	•	•	•		•	•	•	•	•	•	11 instructions
c.	Sense	•	•	•	•	•	•	•	•	•	•	•	•		2 instructions

Table H-2, Appendix H, lists the instruction codes reserved for use with the first Buffer Interlace Controller added to the computer. Where multiple BIC's are attached to the cable, additional codes are assigned at the time of system definition. An example of programming for the Buffer Interlace Controller is given in Appendix B.

### 6.3 TELETYPE UNITS AND INTERFACE

### 6.3.1 ASR-33 Teletype

The ASR-33 Teletype is a standard input/output device. The unit with its controller provides the DATA 620 system with an operator's station with paper tape read and punch, page printing, and keyboard input capability. The ASR-33 may be used in an off-line mode for the listing or generation of paper tapes and in an on-line mode as programmed from the DATA 620.

### 6.3.2 ASR-33 Teletype Controller

The ASR-33 Teletype Controller (TTC) is connected to the I/O Cable and synchronizes the transfer of information between the ASR-33 and the DATA 620. The controller may be adapted to operate under control of the Model 620-15 Buffer Interlace Controller, permitting information transfer to and from the ASR-33 to be interlaced with program operations. Data transfer under DATA 620 control may be programmed any time the TTC is not operating with the BIC. The data transfer rate depends upon the selected mode of operation.

The TTC operates in four modes: high-speed input (25 cps), low-speed input (10 cps), keyboard input, and low-speed output (10 cps). The mode is specified by the Function Code (bits 6-8) of an External Control (EXC) instruction. The modes and the corresponding Function Codes are summarized in Table 6-2.

Print suppression is provided in the high-speed input mode. Paper tape punching is selected by manually actuating a switch on the ASR-33. To generate an output paper tape from the DATA 620, the operator must manually select the punch and the program must select low speed output mode.

The organization of the ASR-33 Teletype Controller is shown in Figure 6-4. There are two main functional elements, in addition to the line transmitters and receivers used for communication with the I/O and B Cables: (1) the T Register which buffers eight-bit data characters to and from the ASR-33, and; (2) the Timing and Control circuits which synchronize the character transfers. When the controller is operated under program control, the DATA 620 exchanges the data characters by executing the appropriate instruction after sensing that the T Register is ready. When the controller is operated under BIC control, it signals that the T Register is ready to exchange a character with the DATA 620 memory by issuing a transfer request through the B Cable. The BIC then automatically



ASR-33 Teletype Fig. 6-3

addresses the DATA 620 and controls transfer of a character between the memory and the T Register. The controller will be disconnected from the BIC if the requested data block is satisfied or if a read operation is terminated by the ASR-33 (as for an out-of-tape condition).

Table H3, Appendix H, lists the instruction codes reserved for the first TTC added to the system. Where multiple Teletypes are used, additional codes are assigned at the time of system definition. An example of programming techniques for the Teletype is given in Appendix B.

	EXC C	OMMAND F		DDE
MODE	Bit 8	Bit 7	Bit 6	Octal
High Speed Input	0	0	0	0
Low Speed Input	0	0	1	1
Keyboard Input	0	1	0	2
Low Speed Output	0	1	1	3
Off/Initialize	1	0	0	4

Table 6-2 TTC MODES

#### 6.4 CARD READER

Provide de la constitución de la

The Model 620-50 Card Reader (Figure 6-5) reads standard 80-column punched cards. The card reader is connected to the DATA 620 I/O Cable for operation under program control. The interface includes the external control, sense, and device address decoding and information-gating logic. The Card Reader option may be adapted to operate under BIC control. The full twelve bits of each column are read, permitting the DATA 620 to read either Hollerith-coded or row or column binary data. Utility programs are supplied with the Card Reader. Principal characteristics of the Card Reader are listed below:

### DIMENSIONS

18" long, 10-3/4" wide, 8-1/2" high Weight: approximately 25 lbs.

#### MECHANICAL

Speed: 90 cards per minute Read Mechanism: Star Wheels Hopper Capacity: 500 cards

#### ENVIRONMENT

 $40^{\circ}$ F to  $98^{\circ}$ F, 20% to 80% relative humidity

#### TIMING REQUIREMENTS

7 msec per column



Fig. 6-4 Model 620-60 ASR-33 Teletype Controller, Block Diagram

6-10



The controller requires 17 percent of a Model 620-91 connector drawer. The power required is 25 watts for the controller and 150 watts for the Card Reader. The Card Reader option is supplied with a 20-foot cable between the controller and the Card Reader.

The following 10 instructions are associated with the Card Reader:

External Control	2 instructions
Transfer · · · · · · · · · · · · · · · · · · ·	5 instructions
Sense • • • • • • • • • • • • • • • • • • •	3 instructions

Table H-4, Appendix H, lists the instruction codes reserved for use with the first card unit added to the computer. If multiple Card Readers are attached, additional codes will be assigned at the time of system definition.

### 6.5 BUFFERED INPUT/OUTPUT CHANNELS

The Model 620-21 Buffered Input Channel and the Model 620-20 Buffered Output Channel accept or transmit data, in the parallel mode, to and from the computer through the I/O Bus. Each optional channel is normally operated under program control. Each channel includes transfer instructions, sense lines, and select lines. The channels accept information at the maximum program-control input rate. Output rate is determined by the receiving device.

Each input/output channel is implemented using standard VersaLOGIC modules. Typical applications for these channels might be: (1) output at holding register for D/A Converters, or (2) input buffering for an ADC or switches. A detailed description of the interface may be found in the Interface Reference Manual.

The following six instructions are associated with each input or output channel:

Transfer5 instructionsSense1 instruction

Table H-6, Appendix H, lists the instruction codes for use with the Buffered Input Channel, and Table H-8 lists the instruction codes for the Buffered Output Channel. The device addresses for the units will be assigned as they are added to the Cable.

#### 6.6 GATED INPUT/OUTPUT CHANNELS

The Model 620-22 Gated Input Cahnnel, and Model 620-23 Gated Output Channel accept or transmit data, in the parallel mode, to and from the computer through the I/O Bus. This optional channel is normally operated under program control and differs from the Buffered Channels in that there is no logic buffering. Each channel includes transfer instructions, sense lines, and select lines. The channels accept information at the maximum program-control input rate. Output rate is determined by the receiving device. Each input/output channel is implemented using standard VersaLOGIC modules. Typical applications for these channels would be:

- output devices with logic buffering
- displays

printers).

(Contraction of the contraction of the contraction

- other computers.

The interface is described, in detail, in the Interface Reference Manual.

The following six instructions are associated with each Gated Input Channel:

Transfer	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	5 instructions
Sense	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	1 instruction

The four instructions associated with each Gated Output Channel are as follows:

Transfer	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	3 instructions
Sense	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	1 instruction

Tables H-5 and H-7 in Appendix H list the instruction codes to be used with the Gated Input and Gated Output Channels. Device addresses for the units will be assigned as the units are added to the Cable.

#### 6.7 SENSE LINES

The Model 620-25 Sense Lines are discrete inputs which may be tested by the computer. These lines are available as options in sets of eight lines per module. Up to 512 Sense Lines can be addressed, each with a unique address. All DATA 620 peripheral options include Sense Lines required.

Each Sense Line module is made up of standard VersaLOGIC cards. Sense Lines can be operated in combination with interrupt lines to permit more than one device to share an interrupt line.

There is one double-word addressing instruction associated with each Sense Line. If a signal exists on the Sense Line addressed by the instruction, the computer jumps to the effective address; otherwise, the program continues at location L + 2.

#### 6.8 EXTERNAL CONTROL LINES

The Model 620-26 External Control Lines are discrete outputs which may be used under program control. These lines are available as options in sets of eight lines per module. Up to 512 External Control Lines may be addressed, each with a unique address which can be used for control. All DATA 620 peripheral options include required external control lines. External Control Lines may be used for selecting units for operation or for controlling functions such as alarms, etc. There is one single-word non-addressing instruction associated with each External Control Line. During a program sequence, an External Control (EXC) instruction is executed to output a 450-nsec pulse on the addressed line.

### 6.9 PRIORITY INTERRUPTS

### 6.9.1 General Description

Interrupts are available, in four standard options, as listed below:

Option	No. of Interrupts	Type of Interrupt
Model 620-27	8	dc
Model 620-27A	8	ac
Model 620-27B	16	dc
Model 620-27C	16	ac

The dc-type of interrupt can service level-type interrupt requests which can be maintained until acknowledged. The ac-type of interrupt has a latching register for storing pulse-type interrupt requests until serviced. Each interrupt line has a unique pair of memory addresses or locations assigned for 16 interrupts in a module; 32 consecutive memory locations are reserved for interrupt instructions. This block may be located in memory by using combinations of two bits for address generation.

When an interrupt is received, the interrupt module presents an interrupt request to the DATA 620 if the module is enabled and has priority. When the computer responds with an interrupt acknowledge, the module places the first address of the pair of locations associated with the requesting interrupt line on the E Bus. The DATA 620 then executes the instruction contained at the addressed location. The instruction executed may be any one of the DATA 620 repertoire.

If the interrupt address contains a Jump-and-Mark instruction, further interrupt processing is inhibited. This is accomplished by the DATA 620 which disables the interrupt modules with the Interrupt Jump signal, IUJP. The modules are then enabled under program control.

Features and characteristics of this option are described in the following paragraphs.

#### 6.9.2 Clear AC Interrupt Register

When using the ac interrupt option, it is desirable to be able to clear the module of unserviced interrupts. This is done by the clear ac command (refer to Table H-1). The ac interrupt register is also cleared by the INITIALIZE command or by means of the DATA 620 console SYSTEM RESET pushbutton.

### 6.9.3 Interrupt Signal

An interrupt signal for the dc interrupt is a level of -12 V, (0 V on the I/O Cable). For the ac type, the interrupt signal is a positive-going transition from -12 V to 0 V (0 to -6 V on the I/O Cable). Interrupt signals may originate at spare lines in the I/O Cable, or from lines connected through an auxiliary input cable connector.

#### 6.9.4 Priorities

The relative priorities of the interrupt lines are established by hardware but are easily changed by moving jumpers on a terminal strip in the module. The standard order of priorities ranks the interrupt line ILOO as highest, with descending priority for ascending line number.

The priority of the interrupt module relative to other devices is established either by physical placement on the I/O Cable, or by a priority line wiring technique (refer to the Interface Reference Manual). Normally, the system priorities are (in descending order):

- Power Fail Interrupt (not on the I/O Cable)
- Real Time Clock
- Buffer Interlace Controller(s)
- Interrupt Module(s)
- Console Interrupt (not on the I/O Cable)

### 6.9.5 Interrupt Addresses

Each interrupt line has a unique pair of memory addresses associated with it. (Two address locations are required for possible use with double-word instructions.) An interrupt module with 16 interrupts is assigned a block of 32 consecutive memory addresses. The location of the block is determined during system design but may be easily changed by moving jumpers in the module. Two extra line driver elements are provided to drive any pair of higher-order E Bus lines. Thus, for a module with 16 interrupts, the interrupt address generator drives EB00 through EB04, while the extra line drivers can drive any E Bus line above EB04.

#### 6.9.6 Hardware

Each standard interrupt option requires one standard VersaLOGIC card bin and two I/O connectors (104-pin Concoa). The interrupt module connects only to the DATA 620 I/O Cable.

#### 6.9.7 Programming

The interrupt module is a bilateral device which receives mask words and external control commands from the DATA 620 and, in return, sends memory addresses associated with particular interrupts. The four external control commands and three output transfer commands associated with an interrupt module are listed in Table H-1.

### 6.10 HIGH-SPEED PAPER TAPE READER

The Model 620-58 Paper Tape Reader reads 5-, 7-, or 8-level paper tape at 300 characters per second. The reader is available by itself, or in combination with the Model 620-59 Paper Tape Punch, to form a high-speed paper tape input/output system (Model 620-59-1).

The reader inputs data in an 8-bit character format (leading zeros for 5- and 7-level tape) and can be operated in a continuous or step-read mode. The step-read mode, with one character for each read command, is particularly useful in real-time applications.

Options include spoolers or fan-fold bins for improved tape handling, and an adapter to permit operation with a Buffer Interlace Controller.

Refer to Table H-9 for applicable codes to operate the reader.

#### 6.11 HIGH-SPEED PAPER TAPE PUNCH

The Model 620-59 Paper Tape Punch perforates 5-, 7-, or 8-level paper tape at 60 characters per second. The punch is available by itself or in combination with the Model 620-58 Paper Tape Reader to form a high-speed paper tape input/output system (Model 620-59-1).

The punch accepts data in a 5-, 7-, or 8-bit character format and operates in a single-step mode. Either roll or fan-fold tape may be used; the punch will hold 1000 feet of either. A take-up spooler or fan-fold bin is provided to accumulate the tape as it is punched.

Options include a 120-cps perforating rate and an adapter to permit operation with a Buffer Interlace Controller.

Refer to Table H-9 for applicable codes to operate the punch.

#### 6.12 MAGNETIC TAPE UNIT (120-IPS)

The Model 620-34 Magnetic Tape Control Unit and Transport is a complete operating unit with power supplies, read/write electronics, control electronics, enclosure, and operators' control panel. It provides tape speeds of 120 ips with dual packing density of 556 and 800 bpi.

The Magnetic Tape Control Unit allows flexible interfacing between the DATA 620 I/O Bus and the Magnetic Tape Transport, allowing the standard tape unit commands to be performed by the user. The unit contains two 16- or 18-bit word buffers. (The Magnetic Tape unit will work with either 16- or 18-bit computers.) The Magnetic Tape Control Unit requires only seven inches of rack space and consumes only 75 watts (approximately). The unit is supplied with a 25-foot cable for connection to the Tape Transport.

The double-word buffering allows the computer an average servicing rate of 32 kc for high density (800 bpi), and 22 kc for low density (556 bpi). In the 18-bit version both BCD and binary modes allow three characters per word. The 16-bit model allows two characters per word BCD (right-justified) and three characters per word in the binary mode (leftmost character has four bits of information).

The Model 620-34 Tape System may be connected to a Model 620-15 Buffer Interlace Controller (BIC). When operating in the optional BIC mode, less than 3.6 microseconds are required to service the tape unit buffer. The remaining time (either 30 usec or 45 usec) is available for concurrent computation or additional input/output.

#### 6.12.1 Description

Specifications for the Model 620-34 120-ips Magnetic Tape System are as follows:

,

SPECIFICATION	CHARACTERISTICS
Tape Speed:	120 ips
Tape Width and Thickness:	1/2 inch wide, 1.5-mil by 2400 feet (Ampex types 832, 838) or 1.0-mil by 3600 feet
Tape Reels:	10-1/2 inch IBM or NAB type
Packing Densities:	556, 800 bpi (two front panel selectable densities)
Standard Recording Formats:	7-track, NRZ, 3/4 inch IRG (IBM compatible)
Rewind Speed:	120 seconds maximum (for 2400 feet of tape)
Start/Stop Time:	3.8 milliseconds maximum
Turn-around Time:	11 milliseconds maximum
Instantaneous Speed Variation:	120 ips ± 2%
Interchannel Time Displacement at 120 ips:	3.9 microseconds (with any 1/2 inch, 1.5-mil tape)
Input Voltage and Frequency:	115 V ± 10%, 60 ± 2 cps, 1.2 KVA
Operating Environment:	Ambient temperature: +40° to +100°F (5°C to 38°C) Relative humidity: 20% to 80% (with no condensation)

### 6.12.2 Operating Controls

The 620-34 Magnetic Tape System operating and remote controls are designed to accept tape input control signals, provide output control signals, and acknowledge signals to the computer equipment. All required tape command interlocks are provided to ensure that erroneous command sequences will not cause tape damage or any other malfunction. Controls also include the logic for Rewind to Load Point, File Protect and other computer-oriented functions. An operator control panel is supplied with the unit for local operation and indication. Indicators show the status of the system under both "local" and "remote" command conditions.

#### Power Switch and Indicator

In the ON position, the transport and its control logic is activated. In the OFF position, the transport and its control logic is deactivated and all power to the transport is off.

#### Remote Switch and Indicator

When this momentary switch is pressed, the remote indicator lights up "white". When in remote, if select to the transport is true, the remote indicator lights up "red". When in remote and when select is true, all input and output lines to the transport are enabled, the local state is reset and the local indicator is turned off.

#### Local Switch and Indicator

When this momentary switch is pressed (and "transport ready" is true), the transport is conditioned to accept control commands generated by the local switches only. The remote state is reset and remote indicator turned off. When power is first applied, or "transport ready" is false, the transport is automatically set to the local state.

#### Stop Switch

When this momentary contact switch is pressed, the tape is unconditionally stopped and the transport set to local state.

#### Forward to Load Point Switch

This momentary switch is used in normal operation when a new file reel is mounted. When the switch is pressed, tape is automatically loaded into the vacuum chambers, driven in the forward direction, and stopped automatically at the load point. If the tape is already loaded and the switch is then pressed, the tape will be driven in the forward direction. This switch is enabled only in the local state.

### Reverse Switch

When this momentary contact switch is pressed, the tape is driven in the reverse direction and stops automatically at the load point. If the tape is at the load point and the switch is pressed, the tape is driven in the reverse direction to the physical beginning of the tape.

#### Rewind to Load Point Switch

When this momentary switch is pressed, the tape is driven at rewind speed in the reverse direction until it stops automatically at the load point. If the tape is at the load point and the switch is pressed, the command is ignored. This switch is enabled only in the local state.

#### High/Low Density Switch and Indicator

This switch selects one of two density modes. Provisions are made to indicate the mode selected.

#### File Protect Indicator

When this indicator is illuminated, no writing is permitted on the tape unit. It is on when: (a) no file is mounted, or (b) a file reel is mounted which does not have a write enable ring.

#### 6.12.3 Tape Format

The Tape Format is standard IBM 729-2 format with 3.75-inches from load point to first record gap, 3/4-inch record gap, and 3.7-inch end-of-record to file mark gap. Longitudinal check character gap is three missing characters.

Two types of parity checking are used, longitudinal and lateral. Longitudinal parity is always even (in either the BCD or binary modes). Even parity means if there is an even number of bits in the record for that channel, a zero will be written in the corresponding longitudinal parity character. If an odd number of bits exists, a one will be written in the check character. With lateral parity, one parity bit is carried with each character. Even parity is used for the BCD mode and odd parity for the binary mode.

#### 6.12.4 Programming

There are eight External Control and eight Sense instructions used by the tape controller. These are described below and are summarized in Table H-10 of Appendix H.

6.12.4.1 <u>External Control Instructions</u>. The computer uses the following eight different external control commands (EXC) to control the operation of the Magnetic Tape System:

#### Read One Record Binary

This command sets the tape unit in the forward direction. The characters are read serially and form words in one of the two word buffers. After the first word is formed, the word is transferred to the second word buffer and the buffer-ready flip-flop is set. This flip-flop may be tested by a sense command. The information is transferred to the computer by an input instruction or through the use of the optional BIC. The parity error flip-flop is set if any character exhibits lateral parity error or the longitudinal parity check does not compare. If a file mark is detected, the file mark flip-flop is set. This may be tested by a sense instruction.

### Read One Record BCD

Same as Read One Record Binary, except even parity is used for lateral parity checking.

#### Forward One Record

Same as Read command except no information is transferred to the computer. This command allows the tape unit to be moved forward one record without using computer time.

#### Write One Record Binary

This command places the Magnetic Tape unit in forward drive and starts writing after 3.8 milliseconds. Before writing, an output command must be given to load the word buffer. Whenever the buffers detect that no data is available for writing, a normal stop sequence is initiated. This involves writing longitudinal parity and spacing for end-of-record gap. The tape unit always stops with writing head 0.225 inches from the next start-of-record.

Care must be taken in writing after a backspace command. This restriction is due to the spacing of an end-of-file character. Before writing, a tape unit must have gone forward one record unless the backspace command did not detect a file mark.

#### Write One Record BCD

This command is the same as the write binary command except that even parity is written. The Magnetic Tape Driver subroutine translates the ASCII characters to IBM-compatible form. In the 18-bit version, three characters are written per word; two are used in the 16-bit version.

#### Write File Mark

This instruction writes the file mark character (0001111) with the required 3.7-inch gap in front of it. No data is transferred with this instruction. Even parity is used and the longitudinal parity character is the same as the file mark character.

#### Backspace One Record

This command allows the tape unit to backspace one record. The record may be data or a file mark character. No data is transferred during this command.

### Rewind

This command rewinds the tape unit to the Load Point.

6.12.4.2 <u>Sense commands</u>. The following eight Sense commands are available with the Model 620–34 Magnetic Tape System:

#### Sense Parity

This command tests the parity error flip-flop or the longitudinal parity character to determine if a reading error has occurred. This command should be used at the conclusion of each forward movement of the tape unit. Checking this command during tape reading determines if parity has been read to that point in time. The parity flip-flop remains set until the next command is given to the Magnetic Tape Unit.

### Sense Buffer Ready

A true condition indicates that the buffer contains information to be read, if in the input mode, or that the buffer is ready to receive data, if in the output mode. This flip-flop is reset after the action is performed by the computer.

### Sense Tape Unit Ready

A true condition indicates that the tape unit is ready, stopped, and in the remote mode. The Tape Unit Ready Sense will indicate a TRUE condition if the tape unit is rewinding (see Sense Rewinding).

#### Sense High Density

A true condition indicates the tape unit is selected in the high density mode (800 bpi), and a false condition indicates a low density mode (556 bpi).

#### Sense End of Tape

A true condition indicates the Magnetic Tape has passed the EOT photosensitive tape mark located on the tape. The flip-flop is set when the EOT passes by and is reset with a rewind command.

#### Sense Beginning of Tape

A true signal indicates the tape is positioned at the photosensitive Load Point mark.

#### Sense Rewinding

A true condition indicates the tape unit is rewinding. (Note: the rewinding signal will not become true for approximately 5 usec after a rewind command.)

## Sense File Mark

When an end-of-file mark sequence is detected, the end-of-file mark flip-flop is set and may be tested by this command. An end-of-file mark may be detected by either a read command or the for-ward command. The flip-flop is reset with any Magnetic Tape command.

# APPENDIX A DATA 620 NUMBER SYSTEM

-

and the second sec
#### DATA 620 NUMBER SYSTEM

Binary numbers in the DATA 620 are represented in 2's-complement form. Single-precision numbers are 15 bits plus sign (16-bit configuration) or 17 bits plus sign (18-bit configuration). The sign bit occupies the most-significant bit position (15 or 17). A "0" in the sign position denotes a positive number; a "1" in the sign position denotes a negative number. The negative of a positive number is represented in 2's-complement form.

The 2's-complement of a number may be found in either of two ways:

a. Take the 1's-complement of the number (i.e., complement each bit); add "1" in the least-significant bit position. Example:

+9	00000000001001
l's-complement	11111111110110
2's-complement (-9)	+ 1 111111111110111
b. For an n-bit	number (including sign) subtract it from 2 <sup>n+1</sup> . Example:
2 <sup>n+1</sup>	100000000000000000000000000000000000000
- (+9)	-00000000001001
-9	11111111110111

It is generally convenient to express binary numbers by their octal equivalent. This conversion is easily performed by grouping the binary bits by threes, starting with the least-significant bit. Thus, in the 18-bit configuration, numbers may be expressed by six full octal digits (000000-777778).

In the 16-bit configuration, the range of octal numbers is less than six full digits (000000-1777778). The octal equivalents for the above examples are:

Decimal	Octal
+9	000011 <sub>8</sub>
-9	177767 <sub>8</sub>

The range of numbers in the DATA 620 is from  $-2^{15}$  to  $+2^{15}$  -1 for the 16-bit configuration and  $-2^{17}$  to  $+2^{17}$  -1 for the 18-bit configuration. The zero minus 1 and plus/minus full-scale numbers for the 16-bit configuration are:

Binary	Octal	Decimal	
011111111111111	077778	+32,767	+ Full Scale
000000000000000000000000000000000000000	000000	0	0
111111111111111	1777778	-1	-1
100000000000000	100000 <sub>8</sub>	-32,768	– Full Scale

The negative of the octal equivalent number is found by subtracting the number from 1777778 and adding 1 in the least-significant digit (subtract from 7777778 for the 18-bit configuration). Example:

	177777 <sub>8</sub>
-(9)	-000011 <sub>8</sub>
	+1
(9)	177767 <sub>8</sub>

In performing addition or subtraction, it is possible for the results to exceed the  $\pm$  full scale range of the machine. For example:

Decimal	Octal	
+21,980	052734 <sub>8</sub>	, 4 .
+11,843	+0271038	
33,823	102037g	-31,713

The negative result is in error. The same type of error occurs if the sum of the two negative numbers exceeds the minus full-scale range:

Decimal	Octal	
-21,980	125044 <sub>8</sub>	
(+)-11,843	150675 <sub>8</sub>	
-33,823	(1)075741	31,803

Note that the carry out of the most-significant octal digit position is generally lost. However, to inform the Programmer that the true result of an addition/subtraction falls outside the range of the machine, an overflow indicator is provided. The overflow indicator is set if the sign bit changes when two numbers of the same sign are added together (where the sign of the subtrahend is changed in subtraction).

In multiplication, a double-length product is formed in the arithmetic registers (A or B). Since the product cannot exceed 32-bits (36-bits in the 18-bit configuration), overflow will never occur as the result of a multiply. The sign of the product is automatically determined.

Decimal	Octal
21,980	052734
X 11,843	027103
65,940	200624
87,920	52734
175,840	454404
21,980	125670
21,980	
260,299,140	001741000224
	A B

The double-length result is accumulated in the A and B registers.

Example:

In division, an overflow (underflow) can occur if the divisor is less than or equal to the dividend.

## APPENDIX B PROGRAMMING EXAMPLES

proverse sectors and the sector sectors and the sector sectors and the sector sectors and the sector sectors and the sectors a

**Second** 

(Proven

-

\_\_\_\_\_

Participant,

#### PROGRAMMING EXAMPLES

#### PROCEDURE TO BOOTSTRAP PROGRAM INTO MEMORY

a. Manually enter, through the control console, the 10-instruction "Bootstrap Loader" sequence.

b. Set console registers as follows:

(AR) = 10101010 10101010 binary

(BR) = 0

(XR) = Storage address of program

(IC) = Entry address of "Bootstrap Loader" sequence

c. Position the paper tape containing the program in the ASR33/35 Teletype paper tape reader. The first frame containing data should be at the read position. The format of this paper tape is such that each two successive 8-bit frames make up a word.

d. RUN. The tape will feed completely through the reader. When this happens press the STEP switch, set (IC)= storage address of program, and RUN. The first four instructions of this program must be as follows:

PI	SEN 100	P2	SENSE BUFFER READY
	JMP	P1	REPEAT
P2	SEL 400		SELECT TTY OFF
	HLT		

e. JMPM Read.

READ	9	ENTR	>	ENTRY POINT FOR READ ROUTINE
	3	SEL	• 0	SELECT HI SPEED TTY INPUT
B1	2	SEN	•0100•B2	GO TO B2 WHEN BUFFER READY
	,	JMP	B1.	BUFFER BUSY - WAIT UNTIL FREE
B2	9	LRLB	• 8	TOP 8 BITS ROTATED TO RIGHT
	,	LSRB	<i>s</i> 8	CLEAR THESE BITS
	,	LRLB	•8	POSITION FOR INPUT
	•	INB	9	INPUT TO B RESGISTER
ی ۲۰ ۲۰	<b>y</b>	LRLA	• 1 •	SHIFT (ROTATIONAL) A LEFT 1 BIT
	,	JAP	<b>,</b> B1	GET SECOND HALF OF DATA WORD
	,	STB	• 0 • 1	STORE ASSEMBLED WORD IN CORE
	•	IXR	3	INCREMENT X REGISTER
	9	JMP	• B1	PROCESS NEXT WORD OF INPUT

#### CALLING SEQUENCES

The following pages illustrate two program sequences for calling subroutines. The first sequence shows a parameter being passed to the subroutine through a register. This sequence has a single return from the called subroutine. The second sequence shows the subroutine parameters being provided following the Jump-and-Mark instruction. This sequence also contains multiple returns from the called subroutine.

#### \* PROGRAM WITH SUBROUTINE CALLING SEQUENCES

LDBPARPLACE PARAMETER IN BCALLSUB1PERFORM JMPM TO SUBROUTINE SUB1STASTORE RESULT IN TEMP, RESULT RETURNEDIN THE A REGISTER

,	CALL	,SUB2,(PAR1)*,(PA	R2)	CALL	ON	SUBROU	JTINE	
,	JMP	• ERR		JUMP	TO	ERROR	RETURN	RTN
,	LDX	• C1 NO	RMAL	RETURN	- PI	CK UP	V AL UE	

\* SUBROUTINE SUB1
\* SUB1 , ENTR , ENTRY POINT TO SUBROUTINE
, TZA , ZERO A REGISTER
, LRLA , 3 PLACE THREE HIGH ORDER BITS OF
\* BIN A AND RETURN TO CALLING PROGRAM
, RETU\*, SUB1

#### \* SUBROUTINE SUB2. THE ARGUMENTS ARE THE ADDRESS OF

\* PARAMETER PAR1, WITH AN INDIRECT FLAG, AND THE

Alternation of the second seco

\* ADDRESS OF PARAMETER PAR2, WITHOUT AN INDIRECT FLAG.

CUDO		EN TD	ENTRY DOINT TO THE CURCHTIN
2005	2	EN IR 9	ENTRE POINT TO THE SURVEITIN
	,	LDA* ,SUB2	LOAD INDIRECT THROUGH ADDRESS OF
*			PARAMETER PARI. THIS IS ALSO AN
*			INDIRECT FLAGGED ITEM, SO WE GET THE
*			VALUE OF PAR1 TO THE A REGISTER
	,	INR ,SUB2	POINT TO ADDRESS OF PAR2
	,	LDX* ,SUB2	GET ADDRESS OF PARAMETER 2 TO X
	,	LDB ,0,1	GET VALUE OF PAR2 TO THE B REGISTER
	,	MERG .031	MERGE (LOGICAL OR) A AND B, RESULT TO A
	,	JAZ ,*+2	ERROR CONDITION - NOT ANY BITS
	,	INR ,SUB2	
	,	INR ,SUB2	POINT AT NORMAL OR ERROR RETURN
	و	RETU*, SUB2	BACK TO ERROR OR NORMAL RETURN

\* SQFN

\* PURPOSE ...

\* TEST A REGISTER SIGN. IF ZERO TAKE FIRST ERROR
 \* RETURN, IF NEGATIVE TAKE SECOND ERROR RETURN,
 \* OTHERWISE TAKE NORMAL RETURN AFTER NORMALIZING
 \* CONTENT OF A REGISTER AND ADDING PARAMETER VALUE
 \* LOCATED IN CELL 'Y' TO COUN. ALSO RESERVE
 \* A CELL IN COMMON FOR COUN.
 , ORG ,03000
 \* BEGIN ROUTINE AT 3000 OCTAL ENTRY POINT

- Cal 14		
	, LDA* , SQFN	GET VALUE OF ARGUMENT
	, INR , SQFN	SET TO ERROR RETURN 1
	, JAZ* , SQFN	ERROR TYPE 1
	, INR , SQFN	
	, JAN∗ , SQFN	ERROR TYPE 2
	, INR , SOFN	SET FOR NORMAL RETURN
	, CALL , SQFN	PERFORM SQUARE ROOT FUNCTION
	, LDA , COUN	GET VALUE
	• ADD • 0• 1	INDEX SET BY RTN SQFN
	, STA , COUN	
	• USE • COMN	USE THE COMMON LOC COUNTER
COUN	BSS 1	DEFINE AN AREA IN COMMON FOR COUNT
	, USE , PREV	RESET LOC COUNTER
	• RETU* • SQFN	NORMAL RETURN
	MORE .	ANO THER INPUT TAPE MAY FOLLOW
	• FND • BEGN	NO MORE - EXECUTE AT BEGN

\* SON ROUTINE

\* PURPOSE ...

SQUARE ROOT NORMALIZE A (KNOWN POSITIVE) NUMBER IN \* THE A REGISTER AND RECORD THE NUMBER OF 2 PLACE \* SHIFTS ROD. THIS IS PLACED IN COUN. NORMAL RANGE \* IS 1/4 .LE. (CONTENT OF A) .LE. 1 \* SON , ENTR , ENTRY POINT • DECR • 02 PUT -1 (ALL BITS) IN B STB , CO UN , TZ B ZERO B REGISTER و , , LLRL ,2 INR , COUN , , JIF • AP+BZ• \*- 4+16 IF A POSITIVE AND B ZERO AP , EOU ,02 ΒZ , EQU ,020 BOTH CONDITIONS MUST BE MET \* \* A POSITIVE AND B ZERO , LLRL ,16-2 EFFECT A ROTATE RIGHT 2 , RTN\* , SQN DON E \* \* \* ANO THER VERSION FOLLOWS \* \* SQN , ENTR, DECR ,02 , STB , COUN , TZB , و LLRL ,2 , IFB = 0• JIF • 020•\*-4 , RETU\*, SON

*	S	AMPLE OF DATA 620	PROGRAMMING USING CONDITIONAL
т Ф	<b>~</b> .	SSEMOLI FEATORES	
p		SET 0100	
0	و	SET 0000	INITIAL VALUES OF FLAC VALUES
Ø	,	3E1 30200	ADICIN DECEDAM AT COOD OCTA
DECN	,		DRIGIN PRUGRAM AI 6000 UCIAL
BEGIN	و		PLACE A INREE IN THE A REGISTER
	و	INCR •02+04	SOURCE OF ZERO IO B AND X, $B = X = 1$ .
	و	SIA , INIL	SET INTITAL COUNT AT 3
	9	IFT pPggQ	IF P NOT EQUAL Q (PREV SET VALUES P AND Q)
	9	LDA ,P	A = CONTENT OF P
	9	IFT ,P,,O	IF P NOT EQUAL Q
	,	STA ,Q	IF UNEQUAL WE RESET Q EQUAL TO P
*			
*			
	,	NOP ,	LEAVE SPACE OF ONE WORD
CY CL	9	LDX =7	PLACE A SEVEN IN X
	,	TZA ,	ZERO THE A
	9	STA , TBL, 1	ZERO TO TBL+CONTENT OF X
SPCL	,	BEGI,0100	SET UP POINTERS
	,	USE , SPCL	SET UP AT 0100
	,	DATA, 1	
	و	USE , PREV	BACK AGAIN
	,	STB, TBM, 1	ONE TO TBM+CONTENT OF X
	,	DXR ,	DECREMENT X REGISTER
	,	СРВ ,	PERFORM TWOS COMPLIMENT OF B
	,	IBR ,	
	,	JXZ • *+4	SKIP OUT WHEN X IS ZERO
	,	JMP .CYCL+2	BACK AGAIN
		IBR •	B = 2
	,	STB • TBM	TABLE TEM LAST WORD IS A 2
		STA TBL	ZERO LAST WORD OF TABLE TBI
		CALL PROC. (TRL)	• (TBM) • (FRR) *
	ĺ		TURN ON ALL REGISTERS. SET AS 1 FOR
*			A FLAG
		нг.	
FRR		DATA (FRST)	ADDRESS OF FRROR STOP
LINK			FRECH STOP IN COMMON AREA
FRST	,		FREAR INDICATOR, ALL LIGHTS ON
	,	HIT -	ERROR INDIGATORS ALL LIGHTS ON
	,		
	و		DACH ACAIN AFTED EDDOD
TALTI	,	Dec 1	DACK AGAIN AFIER ERKOR
	و		
I BL	,		MAKE SEVEN CODIES OF NEXT LINE
	9		MAKE SEVEN COPIES OF NEAT LINE
T1714	,		DEETNE LADEL HERE
IBW	و	NULL 9	DUDITOATE NEWT OF THESE FOUR TIMES
	,	DUP 9492	DUPLICATE NEXT 2 LINES FUUR TIMES
	9		
	و	MAE 1	
	و	USE PREV	BACK TO UPPER MEMORY

Р	,	SET	<b>,</b> 5	
R	,	SET	,(TBL-TBM)	IF TBL FIRST IN CORE THIS IS NEG
	,	SMRY	,	DO NOT SHOW DETAILS EXCEPT ASSEMBLED
*				CODE - PROCESS TBL, TBM TESTING
	,	IFT	• R• 0• 0	IF R NEGATIVE
	,	GO TO	• N 1	
	,	GO TO	•N2	
N 1	,	NULL	•	
Q	,	SET	• P+1	
	,	GO TO	•N3	
N2	,	CONT	• •	
Q	•	SET	,P	
	,	GO TO	•N4	
N3	•	NOP	3	INCLUDED IF TABLE TBL FIRST IN MEMORY
N4		ORG	P*01000+050	SET UP ORIGIN
FIRS	•	HL T	,	
	•	DETI.	•	
		IMP	BEGN	
		DATA	• PAGE NO	
		FND	BEGN	
	2			

1

\_\_\_\_\_

[ / \\_\_\_\_

\_\_\_\_

ļ.

-

## APPENDIX C TABLE OF POWERS OF TWO

ſ

5

(

\_\_\_\_\_

\_\_\_\_\_

. 1

2 <sup>n</sup> n	2 <sup>-n</sup>	Table of Powers of Two
1 0 2 1 4 2 8 3	1.0 0.5 0.25 0.125	
16 4 32 5 64 6 128 7	0.062 5 0.031 25 0.015 625 0.007 812 5	
256 8 512 9 1 024 10 2 048 11	0.003 906 25 0.001 953 12 0.000 976 56 0.000 488 28	5 25 32 5 31 25
40961281921316384143276815	0.000 244 14 0.000 122 07 0.000 061 03 0.000 030 51	40 625 70 312 5 35 156 25 17 578 125
6553616131072172621441852428819	0.000 015 25 0.000 007 62 0.000 003 81 0.000 001 90	58 789 062 5 29 394 531 25 4 697 265 625 07 348 632 812 5
$\begin{array}{cccccccc} 1 & 048 & 576 & 20 \\ 2 & 097 & 152 & 21 \\ 4 & 194 & 304 & 22 \\ 8 & 388 & 608 & 23 \end{array}$	0.000 000 95 0.000 000 47 0.000 000 23 0.000 000 11	53 674 316 406 25 76 837 158 203 125 88 418 579 101 562 5 19 209 289 550 781 25
16777216243355443225671088642613421772827	0.000 000 05 0.000 000 02 0.000 000 01 0.000 000 00	59 604 644 775 390 625 29 802 322 387 695 312 5 .4 901 161 193 847 656 25 07 450 580 596 923 828 125
2684354562853687091229107374182430214748364831	0.000 000 00 0.000 000 00 0.000 000 00 0.000 000	03 725 290 298 461 914 062 5 01 862 645 149 230 957 031 25 00 931 322 574 615 478 515 625 00 465 661 287 307 739 257 812 5
4       294       967       296       32         8       589       934       592       33         17       179       869       184       34         34       359       738       368       35	0.000 000 00 0.000 000 00 0.000 000 00 0.000 000	00 232 830 643 653 869 628 906 25 00 116 415 321 826 934 814 453 125 00 058 207 660 913 467 407 226 562 5 00 029 103 830 456 733 703 613 281 25
6871947673636137438953472372748779069443854975581388839	0.000 000 00 0.000 000 00 0.000 000 00 0.000 000	00 014 551 915 228 366 851 806 640 625 00 007 275 957 614 183 425 903 320 312 5 00 003 637 978 807 091 712 951 660 156 25 00 001 818 989 403 545 856 475 830 078 125

-

T

(

-

T State

APPENDIX D OCTAL-DECIMAL INTEGER CONVERSION TABLE

1

5

Ş

ł

-

T l

		0	1	2	3	4	5	6	7	]		0	1	2	3	4	5	6	7
0000 0000	0000	0000	0001	0002	0003	0004	0005	0006	0007	1	0400	0256	0257	0258	0259	0260	0261	0262	0263
to to 0777 0511	0010	0008	0009	0010	0011	0012	0013	0014	0015		0410	0264	0265	0266	0267	0268	0269	0270	0271
(Octal) (Decimal	0020	0016	0017	0018	0019	0020	0021	0022	0023		0420	0272	0273	0274	0275	0276	0277	0278	0279
	0030	0032	0023	0020	0027	0028	0029	0030	0031		0430	0280	0281	0282	0283	0204	0285	0286	0295
Octal Decimal	0050	0040	0041	0042	0043	0044	0045	0046	0047		0450	0296	0297	0298	0299	0300	0301	0302	0303
10000 - 4096	0060	0048	0049	0050	0051	0052	0053	0054	0055		0460	0304	0305	0306	0307	0308	0309	0310	0311
20000 - 8192	100.00		0001	0000	0000	0000	0001	0002	0000		0410	0312	0315	0014	0515	0510	0317	0010	0315
30000 - 12288	0100	0064	0065	0066	0067	0068	0069	0070	0071		0500	0320	0321	0322	0323	0324	0325	0326	0327
50000 - 20480	0120	0072	0073	0074	0075	0076	0077	0078	0079		0510	0328	0329	0330	0331	0332	0333	0334	0335
60000 - 24576	0130	0088	0089	0090	0091	0092	0093	0094	0095		0530	0344	0345	0346	0347	0348	0349	0350	0351
70000 - 28672	0140	0096	0097	0098	0099	0100	0101	0102	0103		0540	0352	0353	0354	0355	0356	0357	0358	0359
	0160	0112	0113	0114	0115	0116	0117	0118	0119		0560	0368	0369	0370	0371	0372	0373	0374	0375
	0170	0120	0121	0122	0123	0124	0125	0126	0127		0570	0376	0377	0378	0379	0380	0381	0382	0383
	0200	0128	0129	0130	0131	0132	0133	0134	0135		0600	0384	0385	0386	0387	0388	0389	0390	0391
	0210	0136	0137	0138	0139-	0140	0141	0142	0143		0610	0392	0393	0394	0395	0396	0397	0398	0399
	0220	0144	0145	0146	0147	0148	0149	0150	0151		0620	0400	0401	0402	0403	0404	0405	0406	0407
	0240	0160	0161	0162	0163	0164	0165	0166	0167		0640	0416	0417	0418	0419	0420	0421	0422	0423
	0250	0168	0169	0170	0171	0172	0173	0174	0175		0650	0424	0425	0426	0427	0428	0429	0430	0431
	0260	0176	0177	0178	0179	0180	0181	0182	0183		0670	0432	0433	0434	0435	0436	0437	0438	0439
														0.45.0					
	0300	0192	0193	0194	0195	0196	0197	0198	0199		0700	0448	0449	0450	0451	0452	0453	0454 0462	0455
	0320	0208	0209	0210	0211	0212	0213	0214	0215		0720	0464	0465	0466	0467	0468	0469	0470	0471
	0330	0216	0217	0218	0219	0220	0221	0222	0223		0730	0472	0473	0474	0475	0476	0477	0478	0479
	0340	0232	0225	0226	0227	0228	0229	0230	0231		0750	0480	0489	0482	0483	0404	0485	0486	0495
	0360	0240	0241	0242	0243	0244	0245	0246	0247		0760	0496	0497	0498	0499	0500	0501	0502	050 <b>3</b>
	0370	0248	0249	0250	0251	0252	0253	0254	0255	L	0770	0504	0505	0506	0507	0508	0509	0510	0511
		0	1	2	3	4	5	6	7			0	1	2	3	4	5	6	7
1000   0512	1000	0 0512	1 0513	<b>2</b> 0514	<b>3</b> 0515	4 0516	5 0517	6 0518	7 0519	ſ	1400	0 0768	1	<b>2</b> 0770	3 0771	4	5 0773	6 0774	7 0775
1000   0512 to to 1777 1023	1000 1010 1020	0 0512 0520 0528	1 0513 0521 0529	<b>2</b> 0514 0522 0530	3 0515 0523 0531	4 0516 0524 0532	5 0517 0525 0533	6 0518 0526 0534	7 0519 0527 0535		1400 1410	0 0768 0776 0784	1 0769 0777	2 0770 0778 0786	3 0771 0779 0787	4 0772 0780 0788	5 0773 0781 0789	6 0774 0782 0790	7 0775 0783 0791
1000   0512 to to 1777 1023 (Octal) (Decimal)	1000 1010 1020 1030	0 0512 0520 0528 0536	1 0513 0521 0529 0537	<b>2</b> 0514 0522 0530 0538	3 0515 0523 .0531 0539	4 0516 0524 0532 0540	5 0517 0525 0533 0541	6 0518 0526 0534 0542	7 0519 0527 0535 0543	ſ	1400 1410 1420 1430	0 0768 0776 0784 0792	1 0769 0777 0785 0793	2 0770 0778 0786 0794	3 0771 0779 0787 0795	4 0772 0780 0788 0796	5 0773 0781 0789 0797	6 0774 0782 0790 0798	7 0775 0783 0791 0799
1000   0512 to to 1777 1023 (Octal) (Decimal)	1000 1010 1020 1030 1040	0 0512 0520 0528 0536 0544	1 0513 0521 0529 0537 0545	<b>2</b> 0514 0522 0530 0538 0546	3 0515 0523 0531 0539 0547	4 0516 0524 0532 0540 0548	5 0517 0525 0533 0541 0549	6 0518 0526 0534 0542 0550	7 0519 0527 0535 0543 0551		1400 1410 1420 1430 1440	0 0768 0776 0784 0792 0800	1 0769 0777 0785 0793 0801	2 0770 0778 0786 0794 0802	3 0771 0779 0787 0795 0803	4 0772 0780 0788 0796 0804	5 0773 0781 0789 0797 0805	6 0774 0782 0790 0798 0806	7 0775 0783 0791 0799 0807
1000   0512 to to 1777 1023 (Octal) (Decimal)	1000 1010 1020 1030 1040 1050 1060	0 0512 0520 0528 0536 0544 0552 0560	1 0513 0521 0529 0537 0545 0553 0561	<b>2</b> 0514 0522 0530 0538 0546 0554 0562	3 0515 0523 0531 0539 0547 0555 0563	4 0516 0524 0532 0540 0548 0556 0564	5 0517 0525 0533 0541 0549 0557 0565	6 0518 0526 0534 0542 0550 0558 0566	7 0519 0527 0535 0543 0551 0559 0567		1400 1410 1420 1430 1440 1450 1450	0 0768 0776 0784 0792 0800 0808 0816	1 0769 0777 0785 0793 0801 0809 0817	2 0770 0778 0786 0794 0802 0810 0818	3 0771 0779 0787 0795 0803 0811 0819	4 0772 0780 0788 0796 0804 0812 0820	5 0773 0781 0789 0797 0805 0813 0821	6 0774 0782 0790 0798 0806 0814 0822	7 0775 0783 0791 0799 0807 0815 0823
1000   0512 to to 1777 1023 (Octal) (Decimal)	1000 1010 1020 1030 1040 1050 1060 1070	0 0512 0520 0528 0536 0544 0552 0560 0568	1 0513 0521 0529 0537 0545 0553 0561 0569	2 0514 0522 0530 0538 0546 0554 0562 0570	3 0515 0523 0531 0539 0547 0555 0563 0571	4 0516 0524 0532 0540 0548 0556 0564 0572	5 0517 0525 0533 0541 0549 0557 0565 0573	6 0518 0526 0534 0542 0550 0558 0566 0574	7 0519 0527 0535 0543 0551 0559 0567 0575		1400 1410 1420 1430 1440 1450 1460 1470	0 0768 0776 0784 0792 0800 0808 0816 0824	1 0769 0777 0785 0793 0801 0809 0817 0825	2 0770 0778 0786 0794 0802 0810 0818 0826	3 0771 0779 0787 0795 0803 0811 0819 0827	4 0772 0780 0788 0796 0804 0812 0820 0828	5 0773 0781 0789 0797 0805 0813 0821 0829	6 0774 0782 0790 0798 0806 0814 0822 0830	7 0775 0783 0791 0799 0807 0815 0823 0831
1000   0512 to to 1777 1023 (Octal) (Decimal)	1000 1010 1020 1030 1040 1050 1060 1070	0 0512 0520 0528 0536 0544 0552 0560 0568 0576	1 0513 0521 0529 0537 0545 0553 0561 0569	2 0514 0522 0530 0538 0546 0554 0554 0570	3 0515 0523 0531 0539 0547 0555 0563 0571	4 0516 0524 0532 0540 0548 0556 0564 0572 0580	5 0517 0525 0533 0541 0549 0557 0565 0573 0581	6 0518 0526 0534 0542 0550 0558 0566 0574 0582	7 0519 0527 0535 0543 0551 0559 0567 0575		1400 1410 1420 1430 1440 1440 1450 1460 1470	0 0768 0776 0784 0792 0800 0808 0816 0824	1 0769 0777 0785 0793 0801 0809 0817 0825	2 0770 0778 0786 0794 0802 0810 0818 0826	3 0771 0779 0787 0795 0803 0811 0819 0827	4 0772 0780 0788 0796 0804 0812 0820 0828 0836	5 0773 0781 0789 0797 0805 0813 0821 0829	6 0774 0782 0790 0798 0806 0814 0822 0830 0838	7 0775 0783 0791 0799 0807 0815 0823 0831 0839
1000   0512 to to 1777 1023 (Octal) (Decimal)	1000 1010 1020 1030 1040 1050 1060 1070 11100 1110	0 0512 0520 0528 0536 0544 0552 0560 0568 0576 0584	1 0513 0521 0529 0537 0545 0553 0561 0569 0577 0585	2 0514 0522 0530 0538 0546 0554 0562 0570 0578 0586	3 0515 0523 0531 0539 0547 0555 0563 0571 0579 0587	4 0516 0524 0532 0540 0548 0556 0564 0572 0580 0588	5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0581	6 0518 0526 0534 0542 0550 0558 0566 0574 0582 0590	7 0519 0527 0535 0543 0551 0559 0567 0575 0583 0583 0591		1400 1410 1420 1430 1440 1450 1460 1470 1500 1510	0 0768 0776 0784 0792 0800 0808 0816 0824 0832 0840	1 0769 0777 0785 0793 0801 0809 0817 0825 0833 0841	2 0770 0778 0786 0794 0802 0810 0818 0826 0834 0842	3 0771 0779 0787 0795 0803 0811 0819 0827 0835 0843	4 0772 0780 0788 0796 0804 0812 0820 0828 0836 0844	5 0773 0781 0789 0797 0805 0813 0821 0829 0837 0845	6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0846	7 0775 0783 0791 0799 0805 0815 0823 0831 0839 0847
1000   0512 to to 1777 1023 (Octal) (Decimal)	1000 1010 1020 1030 1040 1050 1060 1070 1100 1110 1110	0 0512 0520 0528 0536 0544 0552 0560 0568 0576 0576 0592 0692	1 0513 0521 0529 0537 0545 0553 0561 0569 0577 0585 0593 0693	2 0514 0522 0530 0538 0554 0554 0562 0570 0578 0586 0593	3 0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0587 0595	4 0516 0524 0532 0540 0548 0556 0564 0572 0580 0588 0596 0504	5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0581 0581 0597 0597	6 0518 0526 0534 0542 0550 0558 0566 0574 0582 0598 0598 0606	7 0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0507		1400 1410 1420 1430 1450 1450 1460 1470 1500 1510 1520	0 0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0840	1 0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849	2 0770 0778 0786 0794 0802 0810 0818 0826 0834 0842 0850 0850	3 0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851	4 0772 0780 0796 0804 0812 0820 0828 0836 0844 0852 0862	5 0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0853	6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854	7 0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855
1000   0512 to to 1777 1023 (Octal) (Decimal)	1000 1010 1020 1030 1040 1050 1070 1100 1110 1110 1130 1140	0 0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0576 0584 0592 0600 0608	1 0513 0521 0529 0537 0545 0553 0561 0569 0577 0585 0593 0601 0609	2 0514 0522 0530 0538 0546 0554 0554 0554 0570 0578 0578 0584 0602 0610	3 0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611	4 0516 0524 0540 0548 0556 0564 0572 0580 0588 0596 0604 0612	5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0581 0581 0589 0597 0605 0613	6 0518 0526 0534 0550 0558 0566 0574 0582 0598 0598 0606 0614	7 0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0607 0615		1400 1410 1420 1430 1440 1450 1460 1470 1500 1510 1520 1530	0 0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0832 0840 0848 0856 0864	1 0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865	2 0770 0778 0794 0802 0810 0818 0826 0834 0834 0850 0858 0866	3 0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851 0859 0867	4 0772 0780 0796 0804 0812 0820 0828 0836 0836 0844 0852 0868	5 0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869	6 0774 0792 0790 0798 0806 0814 0822 0830 0838 0846 0854 0852 0850	7 0775 0783 0791 0799 0807 0825 0831 0839 0847 0855 0863 0871
1000   0512 to to 1777 1023 (Octal) (Decimal)	1000 1010 1020 1040 1050 1060 1070 1110 1110 1120 1140 1150	0 0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0576 0584 0592 0600 0608 0616	1 0513 0521 0529 0537 0545 0553 0561 0569 0577 0585 0593 0601 0609 0617	2 0514 0522 0530 0538 0546 0554 0562 0570 0578 0594 0594 0594 0610 0618	3 0515 0523 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611 0619	4 0516 0524 0532 0540 0548 0556 0564 0572 0580 0588 0596 0604 0612 0620	5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597 0605 0613 0621	6 0518 0526 0534 0542 0550 0558 0566 0574 0582 0590 0598 0606 0614 0622	7 0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0607 0615 0623		1400 1410 1420 1430 1440 1450 1460 1470 1500 1510 1520 1530 1540 1550	0 0768 0776 0792 0800 0808 0816 0824 0832 0840 0848 0856 0864 0856	1 0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873	2 0770 0778 0786 0794 0802 0810 0818 0826 0834 0842 0850 0858 0858 0858 0858	3 0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851 0859 0867 0875	4 0772 0780 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868 0868	5 0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877	6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0862 0870 0878	7 0775 0783 0791 0799 0807 0823 0831 0839 0847 0855 0863 0871 0879
1000   0512 to to 1777 1023 (Octal) (Decimal)	1000 1010 1020 1040 1050 1060 1070 1110 1110 1110 1130 1140 1150 1160	0 0512 0520 0528 0536 0544 0552 0568 0568 0576 0584 0576 0584 0592 0600 0608 0616 0622	1 0513 0521 0529 0537 0545 0553 0569 0577 0585 0593 0601 0609 0617 0623	2 0514 0522 0530 0538 0546 05542 0570 0578 0578 0578 0594 0602 0610 0618 0626 0634	3 0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611 0619 0625	4 0516 0524 0532 0540 0548 0556 0564 0572 0580 0588 0596 0604 0612 0620 0628 0636	5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597 0605 0613 0621 0623	6 0518 0526 0534 0542 0550 0550 0558 0566 0574 0582 0598 0606 0614 0622 0630 0638	7 0519 0527 0535 0543 0551 0555 0567 0575 0583 0591 0599 0607 0615 0623 0631 0639		1400 1410 1420 1430 1440 1460 1470 1500 1510 1520 1530 1550 1550 1570	0 0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856 0864 0872 0880 08880 08880	1 0769 0777 0785 0793 0801 0801 0825 0833 0841 0849 0857 0865 0873 0865	2 0770 0778 0786 0794 0802 0810 0818 0826 0834 0842 0850 0858 0866 0874 0882 0890	3 0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851 0859 0867 0875 0875 0883	4 0772 0780 0796 0804 0812 0828 0836 0836 0844 0852 0860 0868 0876 0884 0892	5 0773 0781 0789 0797 0805 0813 0829 0837 0845 0853 0861 0869 0877 0885 089	6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 08562 0870 0878 0878 08860	7 0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0887
1000   0512 to to 1777   1023 (Octal)   (Decimal)	1000 1010 1030 1040 1050 1060 1070 1110 1120 1140 1150 1160 1170	0 0512 0520 0528 0536 0544 0552 0560 0568 0576 0584 0592 0600 0608 0616 0624 0632	1 0513 0521 0529 0537 0545 0553 0569 0577 0585 0593 0601 0609 0617 0625 0633	2 0514 0522 0530 0546 0554 0562 0570 0578 0594 0602 0610 0618 0626 0634	3 0515 0523 0531 0539 0547 0555 0563 0571 0579 0587 0595 0603 0611 0619 0627 0635	4 0516 0524 0532 0540 0540 0556 0564 0572 0580 0588 0596 0604 0612 0620 0628 0636	5 0517 0525 0533 0541 0547 0555 0573 0565 0573 0581 0589 0605 0613 0621 0629 0637	6 0518 0526 0534 0542 0558 0566 0574 0582 0590 0598 0606 0614 0622 0630 0638	7 0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0607 0615 0623 0631 0639		1400 1410 1420 1430 1440 1460 1460 1510 1510 1520 1530 1540 1550 1560 1570	0 0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856 0864 0872 0880 0888	1 0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0861 0889	2 0770 0778 0786 0794 0810 0818 0826 0834 0842 0850 0858 0866 0874 0882 0890	3 0771 0779 0787 0795 0803 0811 0819 0827 0835 0843 0851 0859 0867 0875 0883 0891	4 0772 0780 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868 0866 0868 0876 0884 0892	5 0773 0781 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877 0885 0893	6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0854 0870 0878 0886 0894	7 0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0887
1000   0512 to to 1777   1023 (Octal)   (Decimal)	1000 1010 1030 1040 1050 1060 1070 1100 1110 1120 1140 1150 1160 1170	0 0512 0520 0528 0545 0556 0560 0560 0568 0592 0600 0608 0616 0624 0640	1 0513 0521 0529 0537 0545 0553 0553 06593 0601 0625 0625 0625 0623 0641	2 0514 0522 0530 0546 0554 0562 0570 0578 0594 0602 0610 0618 0626 0626 0634 0634	3 0515 0523 0547 0555 0563 0571 0579 0587 0595 0603 0611 0619 0627 0643 0651	4 0516 0524 0532 0540 0548 0556 0564 0572 0588 0596 0604 0612 0620 0628 0638 0638 0638	5 0517 0525 0533 0541 0549 0557 0565 0573 0581 0589 0597 0605 0613 0621 0629 0633	6 0518 0526 0534 0542 0558 0566 0574 0582 0598 0606 0614 0622 0630 0638 0646 0654	7 0519 0527 0535 0543 0551 0559 0567 0575 0583 0591 0599 0607 0615 0623 0631 0639 0647 0655		1400 1410 1420 1430 1440 1440 1450 1500 1510 1520 1530 1550 1550 1570 1570	0 0768 0776 0784 0792 0800 0808 0816 0824 0832 0840 0848 0856 0864 0872 0880 0888 0896	1 0769 0777 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0865 0873 0881 0889 0897	2 0770 0778 0786 0794 0802 0810 0818 0826 0834 0842 0850 0858 0866 0874 0882 0890 0898	3 0771 0779 0787 0795 0803 0811 0827 0835 0843 0851 0859 0867 0875 0883 0891 0899 0807	4 0772 0780 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868 0876 0868 0876 0884 0892	5 0773 0781 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877 0885 0893 0901 0901	6 0774 0782 0790 0798 0806 0814 0822 0830 0838 0846 0854 0854 0856 0854 0886 0894 0902 0910	7 0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0887 0895
1000   0512 to to 1777   1023 (Octal)   (Decimal)	1000 1010 1030 1040 1050 1060 1070 1100 1110 1120 1140 1150 1160 1170 1220	0 0512 0520 0528 0536 0544 0552 0568 0584 0584 0584 0600 0608 0616 0624 0632 0640 0648 0656	1 0513 0521 0537 0545 0553 0545 0545 0545 0545 0593 0601 0609 0617 0625 0633 0641 0649 0657	2 0514 0522 0530 0546 0546 0546 0546 0546 0546 0546 0594 0602 0610 0618 0602 0610 0618 0642 0634	3 0515 0523 0539 0547 0555 0563 0571 0579 0585 0603 0611 0619 0627 0635 0643 0651	4 0516 0524 0532 0540 0548 0556 0564 0572 0580 0596 0604 0612 0620 0628 0636 0636 0636	5 0517 0525 0533 0541 0549 0565 0577 0565 0613 0629 0605 0613 0629 0637 0645 0653 0661	6 0518 0526 0534 0550 0558 0558 0558 0558 0574 0598 0606 0614 0622 0630 0648 0646 0654 0662	7 0519 0527 0535 0543 0559 0567 0575 0599 0607 0615 0623 0631 0639 0639 0639 0639		1400 1410 1420 1430 1440 1440 1510 1510 1530 1530 1530 1530 1530 1550 1570 1600 1610	0 0768 0776 0792 0800 0824 0848 0856 0856 0856 0856 0856 0856 0858 0856 0858 0856 0858 0856 0858 0856 0858	1 0769 0777 0785 0793 0801 0809 0817 0825 0849 0857 0865 0873 0857 0865 0873 0859 0857 0869 0905 0905	2 0770 0778 0786 0794 0802 0810 0838 0826 0858 0858 0858 0858 0858 0858 0858 085	3 0771 0779 0795 0803 0811 0819 0827 0845 0845 0845 0859 0859 0867 0875 0883 0891 0899 0907 09015	4 0772 0780 0788 0796 0804 0820 0828 0820 0844 0852 0860 0868 0876 0868 0876 0884 0892 09900 0998	5 0773 0781 0789 0805 0813 0821 0829 0837 0845 0853 0861 0869 0877 0885 0893 08901 0909 09017	6 0774 0782 0790 0806 0814 0822 0830 08454 0854 0854 08654 08654 08654 08654 08654 08656 08962 08902 0910	7 0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0887 0895 0903 0911 0919
1000   0512 to to 1777   1023 (Octal)   (Decimal)	1000 1010 1030 1040 1050 1060 1070 1100 1110 1120 1140 1150 1160 1170 1200 1220 1230	0 0512 0520 0528 0536 0544 0552 0568 0568 0568 0584 0592 0600 0608 0616 0624 0632 0640 0648 0656 0664	1 0513 0521 0537 0545 0553 0545 0553 0545 0593 0601 0609 0617 0625 0633 0641 0649 0649	2 0514 0522 0530 0554 0554 0554 0552 0570 0578 0594 0658 0610 0618 0622 0610 0618 0623 0634 0658 0658	3 0515 0523 0531 0559 0563 0563 0563 0563 0663 0611 0619 0627 0635 0643 0659 06659	4 0516 0524 0532 0540 0548 0556 0564 0572 0580 0596 0604 0612 0628 0664 0628 0664 0652 06660 0668	5 0517 0525 0533 0541 0549 0567 0567 0605 0613 0629 0605 0613 0629 0637 0645 0653 0661 0663	6 0518 0524 0550 0558 0566 0574 0598 0606 0614 0622 0630 0646 0654 0654	7 0519 0527 0535 0543 0551 0559 0567 0575 0615 0623 0631 0639 0647 0663 0663 0663		1400 1410 1420 1430 1440 1450 1510 1510 1520 1550 1550 1550 1550 15	0 0768 0776 0782 0800 0808 0816 0824 0848 0848 0856 0866 0856 0864 0872 0880 0888 0896 0904 0912 0920	1 0769 0777 0785 0793 0801 0809 0817 0825 0849 0857 0865 0873 0849 0857 0865 0873 0889 0889 0905 09013 0921	2 0770 0778 0786 0794 0802 0810 0832 0850 0858 0850 0858 0858 0858 0858 085	3 0771 0779 0795 0803 0811 0819 0827 08451 0859 0867 0875 6883 0891 0890 0907 0915 0923	4 0772 0780 0796 0804 0812 0820 0828 0836 0844 0852 0868 0868 0868 0868 0886 0888 0886 0888 0886 0888 0886 0988 09892	5 0773 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0869 0869 0869 0869 0869 0869 0869 0869	6 0774 0782 0790 0798 0806 0814 0822 0830 0854 0854 0854 0862 0870 0878 08862 0870 0878 08894 09894 0910 09218	7 0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0887 0895 0903 0911 0919 0927
1000   0512 to to 1777   1023 (Octal)   (Decimal)	1000 1010 1030 1040 1050 1060 1070 1100 1110 1120 1140 1150 1160 1170 1200 1220 1230 1240	0 0512 0528 0536 0536 0536 0536 0568 0568 0568 0600 0608 0616 0622 0640 0648 0656 0664 0656 0664	1 0513 0521 0537 0545 0553 0561 0569 0577 0585 0601 0609 0617 0625 0633 0641 0649 0657 0665 0657	2 0514 0522 0530 0554 0554 0554 0552 0570 0578 0594 0610 0618 0620 0610 0618 0620 0610 0618 0626 0634 0658 0658	3 0515 0523 0539 0547 0555 0603 0563 0563 0611 0619 0627 0635 0651 0643 0659 06659 06659	4 0516 0524 0540 0542 0556 0556 0556 0556 0556 0556 0556 055	5 0517 0525 0533 0541 0549 0565 0573 0565 0573 0605 0613 0621 0623 0637 0645 0663 0661 0663 0661 0669 0667	6 0518 0526 0534 0552 0558 0558 0558 0558 0558 0558 0558	7 0519 0527 0535 0543 0551 0559 0567 0567 0615 0623 0631 0639 0647 0655 0663 0663 0663		1400 1410 1420 1430 1440 1450 1510 1520 1550 1550 1550 1550 1550 15	0 0768 07784 07792 0800 0816 0824 0840 0848 0856 0864 0888 0886 0904 0912 0920 0928	1 0769 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0865 0873 0865 0889 0897 0905 0913 0921	2 0770 0778 0786 0794 0802 0818 0826 0834 0858 0858 0856 0866 0874 0886 0866 0866 0874 08890 0886 0996 0914 0922 0938	3 0771 0779 0787 0795 0803 0819 0827 0835 0843 0859 0867 0875 6883 0891 0899 9907 0915 0923 0939	4 0772 0780 0796 0804 0812 0820 0828 0836 0844 0852 0860 0868 0868 0868 0868 0868 0868 086	5 0773 0789 0789 0797 0805 0813 0821 0829 0853 0861 0869 0869 0869 0869 0869 0869 0869 0869	6 0774 0782 0790 0798 0806 0814 0822 0830 0854 0854 0854 0862 0870 0870 0878 0886 0894 0902 0910 09318 0926 0931	7 0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0887 0895 0903 0911 0919 0927 0935
1000   0512 to to 1777   1023 (Octal)   (Decimal)	1000 1010 1030 1040 1050 1060 1070 1100 1110 1120 1140 1150 1160 1170 1200 1220 1220 1220 1220 1260	0 0512 0528 0536 0536 0536 0552 0568 0568 0568 0600 0608 0616 0622 0640 0648 0656 0664 0656 0664 0658	1 0513 0521 0537 0545 0553 0561 0561 0669 0617 0625 0633 0641 0649 0657 0665 0657	2 0514 0522 0530 0554 0554 0554 0552 0570 0578 0594 0658 0610 0618 0622 0650 0634 0658 0663 0658 0658 0658	3 0515 0523 0531 0559 0563 0563 0563 0563 0663 0611 0619 0627 0635 06431 0659 06659 0663 0683 0683	4 0516 0524 0540 0542 0556 0556 0556 0556 0556 0556 0556 055	5 0517 0525 0533 0541 0549 0565 0573 0565 0573 0605 0613 0621 0623 0637 0645 0663 0661 0669 0677 0685 0693	6 0518 0526 0534 0552 0558 0558 0558 0558 0558 0558 0558	7 0519 0527 0535 0543 0551 0559 0567 0575 0615 0623 0631 0639 0647 0663 0667 0667		1400 1410 1420 1430 1440 1450 1510 1510 1520 1550 1550 1550 1550 15	0 0768 07784 0792 0800 0816 0824 0840 0848 0856 0864 0888 0888 0896 0912 0922 0928 0936	1 0769 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0865 0873 0865 0889 0897 0905 0913 0921	2 0770 0778 0786 0794 0802 0818 0826 0834 0858 0858 0856 0858 0866 0874 08862 0890 08868 0906 0914 0922 0938 0938	3 0771 0779 0787 0795 0803 0819 0827 0835 0843 0859 0867 0875 6883 0891 0899 9907 0915 0923 0939 0939	4 0772 0780 0796 0804 0820 0820 0828 0836 0844 0852 0860 0868 0868 0868 0868 0886 0886 088	5 0773 0789 0797 0805 0813 0821 0853 0861 0869 0869 0869 0869 0869 0869 0869 0869	6 0774 0782 0790 0798 0806 0814 0822 0830 0854 0854 0854 0862 0870 0878 08862 0870 0878 08864 08894 09894 0910 0918 0926 0934	7 0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0887 0895 0903 0911 0919 0927 0935 0943 0951
1000   0512 to to 1777   1023 (Octal)   (Decimal)	1000 1010 1030 1040 1050 1060 1070 1100 1120 1140 1150 1160 1170 1200 1220 1230 1220 1230 1240 1270	0 0512 0528 0536 0536 0536 0536 0584 0592 0600 0608 0616 0624 0632 0640 0648 0656 0664 0656 0668 0656	1 0513 0521 0537 0545 0553 0561 0569 0617 0625 0633 0641 0649 0657 0681 0689 0681	2 0514 0522 0530 0554 0554 0554 0554 0554 0554 0554	3 0515 0523 0531 0539 0563 0563 0563 0563 0663 0663 0663 0663	4 0516 0524 0540 0542 0556 0556 0556 0556 0556 0556 0556 055	5 0517 0525 0533 0541 0547 0565 0573 0565 0573 0565 0573 0663 0661 0662 0663 0661 0663 0661 0665 0663 0667 0685 0683 0701	6 0518 0526 0534 0552 0558 0558 0558 0558 0558 0558 0558	7 0519 0527 0535 0543 0551 0559 0567 0575 0615 0623 0639 0645 06639 0647 06633 0671 06639 0647 0663 0671		1400 1416 1420 1430 1440 1450 1510 1520 1550 1550 1550 1550 1550 15	0 0768 07784 0784 0792 0800 0816 0824 0840 0848 0840 0848 0856 0864 0888 0896 0912 0922	1 0769 0773 0785 0793 0801 0809 0885 0883 0885 0865 0865 0865 0865 0885 0885 0889 0897 09013 0921 0929 0937 0945 0953	2 0770 0778 0786 0794 0802 0818 0826 0818 0826 0834 0882 0858 0866 0874 0888 0866 0874 0889 0886 09906 09914 0922 0930 0938 09346 0954	3 0771 0779 0787 0795 0803 0811 0859 0867 0875 0863 0867 0875 0869 0867 0875 0889 0907 0915 0923 0931 0939 0935	4 0772 0780 0788 0796 0804 0820 0828 0836 08860 0868 0868 0868 0868 0868 08	5 0773 0789 0797 0805 0813 0821 0853 0861 0869 0869 0869 08893 0893 0909 0917 0925	6 0774 0782 0790 0798 0806 0814 0822 0830 0854 0854 0862 0862 0870 08862 08862 08862 08862 08862 08864 0882 09894 09910 09918 0926 09934 09920 09958	7 0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0887 0895 0903 0911 0919 0927 0931 0919 0927 0943 0951 0959
1000   0512 to to 1777   1023 (Octal)   (Decimal)	1000 1010 1030 1040 1050 1060 1070 1100 1120 1140 1150 1160 1170 1200 1220 1230 1240 1250 1260 1270 1300	0 0512 0528 0536 0536 0536 0536 0584 0592 0600 0608 0616 0624 0632 0640 0648 0656 0664 0656 0668 0656 0668 0656 0688 0656 072	1 0513 0521 0537 0545 0553 0561 0561 0669 0617 0625 0633 0641 0649 0657 0665 0673 0681 0689 0697 0705	2 0514 0522 0530 0554 0554 0554 0552 0570 0558 0594 0610 0618 0622 0610 0618 0622 0634 0634 0642 0658 0666 0674 0682 0682 0682 0682 0682 0682 0682 0682	3 0515 0523 0531 0539 0547 0555 0603 0563 0563 0611 0619 0623 06431 06451 06453 06659 06675 0683 06891 0699 0707	4 0516 0524 0540 0542 0556 0556 0556 0556 0556 0556 0556 055	5 0517 0525 0533 0541 0547 0565 0573 0565 0573 0565 0573 0663 0661 0662 06637 06653 0661 0669 06677 0685 06693 0701 0709	6 0518 0526 0534 0542 0558 0558 0558 0558 0558 0558 0558 055	7 0519 0527 0535 0543 0551 0559 0567 0575 0615 0623 0631 0639 0647 0663 0663 0663 06671 0679 0665 0687 0687 0687 0687		1400 1416 1420 1430 1440 1450 1510 1520 1550 1550 1550 1550 1550 15	0 0768 07784 0772 0800 0816 0824 0840 0848 0856 0864 0888 0896 0912 0928 0936 0932 0936	1 0769 0773 0785 0793 0801 0809 0817 0845 0841 0849 0857 0865 0873 0885 0885 0885 0885 0889 0905 0913 0921 0929 0937 0945 0953 0961	2 0770 0778 0786 0786 0818 0826 0818 0826 0834 0858 0858 0866 0874 0888 0866 0874 0889 0886 09906 09914 0923 0930 0938 09346 0954	3 0771 0779 0787 0795 0803 0811 0859 0867 0875 0863 0867 0875 0869 0867 0875 0890 0907 0915 0923 0931 0939 0947 0955	4 0772 0780 0788 0796 0804 0820 0828 0836 0844 0852 0860 0868 0868 0868 0868 0868 0868 086	5 0773 0789 0789 0797 0805 0813 0821 0853 0861 0869 0869 0869 08893 0893 0909 0909 0909 0917 0925 0941 0949	6 0774 0782 0790 0798 0806 0814 0822 0830 0854 0854 0854 0862 0870 0878 08862 0870 0884 08862 08894 09894 0910 0918 0926 0958	7 0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0887 0895 0903 0911 0919 0927 0931 0919 0927 0943 0951 0959
1000   0512 to to 1777   1023 (Octal)   (Decimal)	1000 1010 1020 1030 1040 1050 1060 1070 1110 1120 1140 1150 1140 1150 1160 1170 1200 1220 1230 1240 1220 1230 1240 1270	0 0512 0528 0536 0536 0536 0536 0552 0568 0568 0568 0600 0608 0616 0622 0640 0648 0656 0664 0656 0668 0656 0668 0656 0688 0656 0704 0712	1 0513 0529 0537 0545 0553 0561 0569 0669 0669 0669 0667 0665 0663 0681 0689 0697 0705	2 0514 0522 0530 05530 05538 05546 0554 0554 0554 0652 0650 0610 0618 0622 0650 0634 0658 0663 0658 0658 0658 0658 0658 0658 0658 0658	3 0515 0523 0531 0539 0547 0555 0603 0563 0611 0619 0623 0643 0659 0663 06451 0663 06659 0663 0663 0663 06659 0663 0663 0663 0663 0663 0663 0663 066	4 0516 0524 0540 0542 0556 0556 0556 0556 0556 0556 0556 055	5 0517 0525 0533 0541 0549 0565 0573 0565 0573 0565 0573 0663 0661 0663 0661 0663 0661 0663 0661 0665 0663 0701 0709 0717	6 0518 0526 0534 0542 0558 0558 0558 0558 0558 0558 0558 055	7 0519 0527 0535 0543 0551 0559 0567 0575 0615 0623 0631 0639 0647 0663 0663 0663 0667 0669 0687 0687 0687 0687 0687		1400 1416 1420 1430 1440 1450 1510 1510 1520 1550 1550 1550 1550 15	0 0768 07784 0772 0800 0816 0824 0840 0848 0856 0864 0888 0896 0904 0912 0928 0936 0944 0952	1 0769 0773 0785 0793 0801 0809 0817 0845 0841 0849 0857 0865 0873 0865 0873 0905 0913 0921 0921 0921 0923 0937 0945 0953	2 0770 0778 0786 0794 0802 0818 0826 0834 0858 0866 0874 0882 0866 0874 0888 0906 0914 0922 0930 0938 0946 0954	3 0771 0779 0787 0795 0803 0819 0827 0835 0843 0859 0867 0875 0883 0891 0997 09915 0923 0939 0997 0935 0939 0935	4 0772 0780 0796 0804 0812 0820 0828 0836 0860 0868 0868 0868 0868 0868 086	5 0773 0789 0789 0797 0805 0813 0821 0829 0853 0861 0869 0869 0869 08893 0909 0917 0925 0930 0941 0949 0957 0945	6 0774 0782 0790 0798 0806 0814 0822 0830 0854 0854 0854 0862 0870 0878 08862 0870 08894 0910 0918 0926 0934 0942 0950 0958	7 0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0887 0895 0903 0911 0919 0927 0935 0943 0951 0959
1000   0512 to to 1777   1023 (Octal)   (Decimal)	1000 1010 1020 1030 1040 1050 1060 1070 1110 1120 1130 1140 1150 1160 1170 1200 1210 1220 1230 1240 1220 1240 1220 1230 1240 1270 1310 1320	0 0512 0520 0536 0536 0536 0536 0552 0568 0568 0568 0600 0608 0616 0623 0640 0648 0656 0664 0656 0664 0658 0656 0668 0656 0688 0656 0704 0712 0720 0728	1 0513 0521 0537 0545 0553 0561 0569 0577 0585 0633 0661 0669 0667 0665 0673 0681 0689 0697 0705 0713 0729	2 0514 0522 0530 0554 0554 0554 0554 0554 0554 0554	3 0515 0523 0531 0559 0563 0563 0563 0563 0663 0611 0619 0627 0635 0663 0659 0665 0663 06659 0663 06659 0663 0699 0707 0715	4 0516 0524 0540 0542 0556 0556 0556 0556 0556 0556 0556 055	5 0517 0525 0533 0541 0549 0565 0573 0565 0573 0643 0643 0643 06637 0665 0663 0661 0669 0677 0685 0693 0701 0709 0717 0725	6 0518 0526 0534 0552 0558 0558 0558 0558 0558 0558 0558	7 0519 0527 0535 0543 0551 0559 0567 0575 0615 0623 0631 0639 0647 0663 0639 0647 0663 0663 0671 0679 0687 0687 0687 0687 0703		1400 1416 1420 1430 1440 1450 1510 1510 1530 1550 1550 1550 1550 1600 1610 1620 1630 1640 1650 1650 1650 1650 1650 1670	0 0768 07764 0772 0800 0816 0824 0840 0848 0856 0864 0868 0888 0896 0912 0920 0912 0920 0912 0920 0944 0952 0960 0964 0968	1 0769 0777 0785 0793 0801 0809 0817 0845 0841 0849 0857 0865 0873 0865 0873 0905 0913 0921 0921 0921 0923 0937 0945 0953	2 0770 0778 0786 0794 0802 0818 0858 0858 0858 0856 0858 0866 0874 0886 0866 0874 0890 0914 0922 0930 0914 0954	3 0771 0779 0787 0795 0803 0811 0859 0867 0875 0863 0891 0899 0907 0915 0923 0939 0947 0955 0963 0931	4 0772 0780 0796 0804 0820 0820 0820 08828 0860 0868 0868 086	5 0773 0789 0789 0797 0805 0813 0821 0829 0837 0845 0853 0861 0861 0861 0863 0861 0893 0909 0917 0925 0933 0941 0949 0957 0945	6 0774 0782 0790 0798 0806 0814 0822 0830 0854 0854 0854 0862 0870 0878 08862 0870 0878 08864 08894 0910 0918 0926 0934 0992 0950 0958 0994	7 0775 0783 0791 0799 0807 0815 0823 0831 0839 0847 0855 0863 0871 0879 0895 0895 0903 0911 0919 0927 0935 0943 0951 0959 0967 0975 0983
1000   0512 to to 1777   1023 (Octal)   (Decimal)	1000 1010 1020 1030 1040 1060 1070 1110 1120 1130 1140 1150 1160 1170 1200 1220 1220 1220 1220 1220 122	0 0512 0528 0536 0536 0536 0536 0552 0568 0568 0600 0608 0616 0622 0640 0648 0656 0664 0656 0664 0656 0668 0656 0688 0696 0728 0720 0728	1 0513 0521 0537 0545 0553 0561 0569 0669 0669 0669 06657 06655 0673 0681 0689 0689 0689 0705 0713 0729 0729	2 0514 0522 0530 0538 0546 0554 0552 0570 0578 0586 0594 0610 0618 0626 0634 0658 0663 0658 06682 0658 06682 0658 06682 0658 06682 0658 06682 0730 0738	3 0515 0523 0531 0559 0563 0563 0563 0563 0663 0661 0643 0659 0663 06659 0663 06659 0663 0699 0707 0715 0723	4 0516 0524 0532 0540 0556 0556 0556 0596 0604 0612 0620 0620 0620 0668 0668 0668 0668 066	5 0517 0525 0553 0541 0557 0565 0557 0565 0573 06597 0605 0613 0629 0637 0665 0669 0669 0669 0701 0709 0701 0709 0717 0725	6 0518 0526 0534 0554 0558 0556 0574 0582 0590 0598 0606 0614 0622 0630 0638 0646 0652 0638 0646 0652 0670 0678 0666 0694 0702 0710 0718 0734 0734	7 0519 0527 0535 0543 0551 0559 0567 0575 0623 0631 0639 0647 0655 0663 0663 0663 0663 0663 0663 0671 0659 0703		1400 1410 1420 1430 1440 1450 1510 1510 1520 1550 1550 1550 1550 1600 1610 1620 1630 1640 1650 1650 1650 1650 1650 1650 1710 1720	0 0768 0776 0784 0792 0800 0808 0868 0864 0864 0864 08656 0864 0864 08656 0864 0872 0880 0988 09904 0912 0920 0920 0924 0952 0960 0984 0984 0984	1 0769 0775 0785 0793 0801 0809 0817 0825 0833 0841 0849 0857 0865 0873 0865 0873 0905 0913 0921 0921 0921 0923 0945 0953	2 0770 0778 0786 0794 0802 0818 0826 0858 0858 0856 0858 0866 0874 0886 0890 0914 0922 0930 0914 0954 0954	3 0771 0779 0787 0795 0803 0811 0859 0867 0875 0867 0875 0987 0915 0923 0931 0939 0947 0955	4 0772 0780 0788 0796 0804 0820 0822 0842 0842 0852 0844 0852 0860 0868 0876 0900 0908 0924 0924 0924 0924 0926 0948 0956	5 0773 0781 0789 0797 0805 0813 0829 0837 0845 0861 0865 0893 0901 0905 0930 0901 0925 0933 0941 0949 0957 0945 0949 0957	6 0774 0782 0790 0798 8806 0814 0822 0830 0854 0854 0854 0854 0876 0854 0910 0918 0910 0918 0926 0926 0958 0958 0958	7 0775 0783 0791 0799 0805 0823 0831 0839 0847 0855 0863 0871 0879 0887 0895 0903 0911 0919 0927 0935 0943 0959 0967 0975 0993
1000   0512 to to 1777   1023 (Octal)   (Decimal)	1000 1010 1020 1030 1040 1060 1070 1110 1120 1130 1140 1150 1160 1170 1200 1220 1220 1220 1220 1220 122	0 0512 0528 0536 0536 0536 0536 0568 0568 0600 0608 0616 0622 0640 0648 0656 0664 0656 0664 0656 06688 0656 0704 0712 0720	1 0513 0521 0537 0545 0553 0561 0569 0667 0665 0663 0667 0665 0673 0689 0689 0689 0705 0713 0729 0737 0745	2 0514 0522 0530 0538 0546 0554 0554 0554 0554 0554 0554 0652 0610 0618 0626 0634 0656 0656 0656 0666 06666 06666 06666 06690 06698 0706 0714 0724 0730 0738 0746 0754	3 0515 0523 0531 0539 0547 0555 0563 0557 0595 0603 0611 0619 0627 0635 0667 0667 0667 0667 0667 0667 0669 0699 0707 0715 0723 0731 0739	4 0516 0524 0532 0540 0556 0556 0556 0556 0556 0604 0612 0620 0628 0660 0668 0668 0668 0668 066	5 0517 0525 0533 0541 0547 0565 0557 0565 0577 0581 0581 0587 0663 0621 0629 0637 0663 0669 0669 0669 0701 0709 0717 0725 0733 0741 0749	6 0518 0526 0534 0558 0558 0558 0558 0558 0558 0558 055	7 0519 0527 0535 0543 0551 0559 0567 0575 0615 0623 0631 0639 0647 0655 0703 0663 0663 0663 0663 0663 0671 0679 0687 0703 0711 0719 0727		1400 1416 1420 1430 1440 1450 1550 1530 1530 1550 1550 1550 1550 15	0 0768 0776 0784 0792 0800 0808 0816 0824 0848 0856 0864 0856 0864 0856 0868 0868 09904 0912 0920 0920 0928 0932 0994 0952 0960 0994 0995	1 0769 0777 0785 0793 0809 0817 0825 0833 0841 0849 0857 0865 0873 0865 0873 0905 0913 0921 0929 0937 0945 0953 0945 0953	2 0770 0778 0786 0786 0786 0878 0860 0810 0810 0858 0858 0858 0858 0858 085	3 0771 0779 0787 0795 0803 0811 0819 0827 0843 0859 0867 0875 0931 0939 0947 0955 0947 0955 0947 0955	4 0772 0780 0788 0796 0804 0812 0820 0842 0842 0842 0842 0846 0862 0868 0876 0900 0908 0924 0920 0924 0920 0924 0926 0924 0926 0948 0956	5 0773 0781 0789 0797 08055 0843 08453 0861 08653 0861 08653 08670 0909 0901 0909 0901 0925 0933 0941 0949 0957 0949 0957 0941 0949 0957	6 0774 0782 0790 0798 0806 0814 0822 0830 0844 0846 0854 0870 0878 0876 0878 0902 0910 0918 0926 0934 0926 0958 0958 0958	7 0775 0783 0791 0799 0805 0823 0831 0839 0847 0855 0863 0871 0879 0887 0895 0903 0911 0919 0927 0935 0943 0951 0959 0959 0967 0975 0983 0991

D-1

\_

	0	1	2	3	4	5	6	7			0	1	2	3	4	5	6	7				
2000 2010 2020 2030 2040 2050 2060	1024 1032 1040 1048 1056 1064 1072	1025 1033 1041 1049 1057 1065 1073	1026 1034 1042 1050 1058 1066 1074	1027 1035 1043 1051 1059 1067 1075	1028 1036 1044 1052 1060 1068 1076	1029 1037 1045 1053 1061 1069 1077	1030 1038 1046 1054 1062 1070 1078	1031 1039 1047 1055 1063 1071 1079	2 2 2 2 2 2 2 2 2 2	2400 2410 2420 2430 2440 2450 2460	1280 1288 1296 1304 1312 1320 1328	1281 1289 1297 1305 1313 1321 1329	1282 1290 1298 1306 1314 1322 1330	1283 1291 1299 1307 1315 1323 1331	1284 1292 1300 1308 1316 1324 1332	1285 1293 1301 1309 1317 1325 1333	1286 1294 1302 1310 1318 1326 1334	1287 1295 1303 1311 1319 1327 1335		2000 to 2777 (Octal) Octal	10 t 15 (Dec	124 o i35 imal) mal
2070 2100 2110 2120 2130 2140 2150 2160 2170	1080 1088 1096 1104 1112 1120 1128 1136 1144	1081 1089 1097 1105 1113 1121 1129 1137 1145	1082 1090 1098 1106 1114 1122 1130 1138 1146	1083 1091 1099 1107 1115 1123 1131 1139 1147	1084 1092 1100 1108 1116 1124 1132 1140 1148	1085 1093 1101 1109 1117 1125 1133 1141 1149	1086 1094 1102 1110 1118 1126 1134 1142 1150	1087 1095 1103 1111 1119 1127 1135 1143 1151	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2470 2500 2510 2520 2530 2540 2550 2560 2560	1 3 3 6 1 3 4 4 1 3 5 2 1 3 6 0 1 3 6 8 1 3 7 6 1 3 8 4 1 3 9 2 1 4 0 0	1337 1345 1353 1361 1369 1377 1385 1393 1401	1338 1346 1354 1362 1370 1378 1386 1394 1402	1339 1347 1355 1363 1371 1379 1387 1395 1403	1340 1348 1356 1364 1372 1380 1388 1396 1404	1341 1349 1357 1365 1373 1381 1389 1397 1405	1350 1358 1366 1374 1382 1390 1398 1406	1343 1351 1359 1367 1375 1383 1391 1399 1407		10000 20000 30000 40000 50000 60000 70000	- 409 - 819 - 1228 - 1638 - 2048 - 2457 - 2867	76 72 38 34 30 76 72
2200 2210 2220 2230 2240 2250 2260 2270	1152 1160 1168 1176 1184 1192 1200 1208	1153 1161 1169 1177 1185 1193 1201 1209	1154 1162 1170 1178 1186 1194 1202 1210	1155 1163 1171 1179 1187 1195 1203 1211	1156 1164 1172 1180 1188 1196 1204 1212	1157 1165 1173 1181 1189 1197 1205 1213	1158 1166 1174 1182 1190 1198 1206 1214	1159 1167 1175 1183 1191 1199 1207 1215	2 2 2 2 2 2 2 2 2 2 2 2 2 2	2600 2610 2620 2630 2640 2650 2660 2670	1408 1416 1424 1432 1440 1448 1456 1464	1409 1417 1425 1433 1441 1449 1457 1465	1410 1418 1426 1434 1442 1450 1458 1466	1411 1419 1427 1435 1443 1451 1459 1467	1412 1420 1428 1436 1444 1452 1460 1468	1413 1421 1429 1437 1445 1453 1461 1469	1414 1422 1430 1438 1446 1454 1462 1470	1415 1423 1431 1439 1447 1455 1463 1471				
2300 2310 2320 2330 2340 2350 2360 2370	1216 1224 1232 1240 1248 1256 1264 1272	1217 1225 1233 1241 1249 1257 1265 1273	1218 1226 1234 1242 1250 1258 1266 1274	1219 1227 1235 1243 1251 1259 1267 1275	1220 1228 1236 1244 1252 1260 1268 1276	1221 1229 1237 1245 1253 1261 1269 1277	1222 1230 1238 1246 1254 1262 1270 1278	1223 1231 1239 1247 1255 1263 1271 1279	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2700 2710 2720 2730 2730 2740 2750 2760 2770	1472 1480 1488 1496 1504 1512 1520 1528	1473 1481 1489 1497 1505 1513 1521 1529	1474 1482 1490 1498 1506 1514 1522 1530	1475 1483 1491 1499 1507 1515 1523 1531	1476 1484 1492 1500 1508 1516 1524 1532	1477 1485 1493 1501 1509 1517 1525 1533	1478 1486 1494 1502 1510 1518 1526 1534	1479 1487 1495 1503 1511 1519 1527 1535				
	0	1	2	3	4	5	6	7	]		0	1	2	3	4	5	6	7				
3000 3010 3020 3030 3040 3050 3060 3070	0 1536 1544 1552 1560 1568 1576 1584 1592	1 1537 1545 1553 1561 1569 1577 1585 1593	2 1538 1546 1554 1562 1570 1578 1586 1594	3 1539 1547 1555 1563 1571 1579 1587 1595	4 1540 1548 1556 1564 1572 1580 1588 1596	5 1541 1549 1557 1565 1573 1581 1589 1597	6 1542 1550 1558 1566 1574 1582 1590 1598	7 1543 1551 1559 1567 1575 1583 1591 1599		3400 3410 3420 3430 3440 3450 3460 3470	0 1.792 1800 1808 1816 1824 1832 1840 1848	1 1793 1801 1809 1817 1825 1833 1841 1849	2 1794 1802 1810 1818 1826 1834 1842 1850	3 1795 1803 1811 1819 1827 1835 1843 1851	4 1796 1804 1812 1820 1828 1836 1844 1852	5 1797 1805 1813 1821 1829 1837 1845 1853	6 1798 1806 1814 1822 1830 1838 1846 1854	7 1799 1807 1815 1823 1831 1839 1847 1855		3000 to 3777 (Octal)	1:   2(   (Dee	536 to 047 cimal)
3000 3010 3020 3030 3060 3060 3100 3120 3130 3140 3150 3160 3170	0 1536 1544 1552 1560 1568 1576 1584 1592 1600 1608 1616 1624 1632 1640 1648 1656	1 1537 1545 1553 1561 1569 1577 1585 1593 1601 1609 1617 1625 1633 1641 1649 1657	2 1538 1546 1554 1562 1570 1578 1586 1594 1602 1610 1618 1626 1634 1642 1650 1658	3 1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1627 1643 1651 1659	4 1540 1548 1556 1564 1572 1580 1588 1596 1604 1612 1620 1628 1636 1644 1652 1660	5 1541 1549 1557 1565 1573 1581 1589 1597 1605 1613 1621 1629 1637 1645 1653 1661	6 1542 1550 1558 1566 1574 1582 1590 1598 1606 1614 1622 1630 1648 1646 1654 1662	7 1543 1551 1559 1567 1575 1583 1591 1599 1607 1615 1623 1631 1639 1647 1655 1663		3400 3410 3420 3430 3440 3450 3510 3550 3550 3550 3550 3550 3550 35	0 1.792 1800 1808 1816 1824 1832 1840 1848 1856 1864 1872 1880 1886 1896 1904 1912	1 1793 1801 1809 1817 1825 1835 1841 1849 1857 1865 1873 1881 1889 1897 1905 1913	2 1794 1802 1810 1818 1826 1834 1842 1850 1858 1866 1874 1882 1890 1898 1906 1914	3 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915	4 1796 1804 1812 1820 1828 1836 1844 1852 1860 1868 1876 1868 1876 1884 1892 1900 1908 1916	5 1797 1805 1813 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917	6 1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1886 1894 1902 1910 1918	7 1799 1807 1815 1823 1831 1839 1847 1855 1863 1871 1879 1887 1895 1903 1911 1919		3000 to 3777 {Octal	1:   20   (Dee	536 to 047 cimal)
3000           3010           3020           30300           3040           3050           3070           3100           3130           3140           3150           3160           3120           3140           3150           3160           3120           3210           32200           3230           3240           3250           3260           3270	0 1536 1544 1552 1560 1568 1576 1584 1576 1688 1616 1624 1648 1646 1648 1656 1664 1688 1696 1704	1 1537 1545 1553 1569 1577 1585 1593 1609 1617 1625 1633 1641 1649 1657 1665 1673 1689 1689 1689 1689 1689 1713 1713	2 1538 1546 1554 1562 1570 1570 1570 1570 1570 1570 1610 1618 1620 1630 1658 1666 1674 1690 1698 1706	3 1539 1547 1555 1563 1571 1579 1587 1595 1603 1611 1619 1643 1651 1659 1667 1675 1683 1691 1699 1707 1715 1712	4 1540 1548 1556 1562 1580 1588 1596 1604 1620 1620 1620 1644 1652 1660 1668 1674 1692 1700 1708	5 1541 1549 1557 1565 1613 1589 1597 1605 1613 1621 1629 1637 1645 1653 1661 1669 1677 1685 1693 1701 1709	6 1542 1550 1558 1566 1614 1622 1630 1646 1654 1666 1654 1666 1676 1678 1686 1694 1710	7 1543 1551 1559 1567 1575 1575 1575 1583 1591 1697 1623 1631 1647 1655 1663 1647 1675 1665 1703 1711 1719 1727		3400 3410 3420 3430 3450 3510 3550 3550 3550 3550 3550 3550 35	0 1.792 1800 1808 1816 1824 1832 1840 1848 1856 1864 1872 1880 1848 1896 1904 1912 1920 1928 1936 1944 1956 1968 1976	1 1793 1801 1809 1817 1825 1833 1841 1849 1857 1865 1813 1887 1905 1913 1921 1923 1921 1923 1937 1945 1953 1961 1969 1977	2 1794 1802 1810 1818 1826 1834 1858 1866 1874 1888 1906 1914 1922 1930 1938 1946 1954 1952 1940 1958	3 1795 1803 1811 1819 1827 1835 1843 1851 1859 1867 1875 1883 1891 1899 1907 1915 1923 1931 1947 1947 1947 1979	4 1796 1804 1812 1820 1828 1836 1844 1852 1868 1844 1852 1900 1908 1916 1924 1930 1948 1956 1972 1980	5 1797 1805 1813 1829 1837 1845 1853 1861 1869 1877 1885 1893 1901 1909 1917 1925 1933 1941 1949 1955 1973 1981	6 1798 1806 1814 1822 1830 1838 1846 1854 1862 1870 1878 1878 1878 1878 1902 1910 1918 1926 1934 1950 1954 1974 1974 1974	7 1799 1807 1815 1823 1831 1839 1847 1855 1903 1911 1919 1927 1935 1943 1951 1959 1967 1975		3000 to 3777 (Octal)	1: 2:   (Der	536 to 047 cimal)

[

-

[

1

1

S

ĺ

			0	1	2	3	4	5	6	7			0	1	2	3	4	5	6	7
4000	20.48	4000	2048	2049	<b>2</b> 050	2051	2052	2053	2054	2055		4400	2304	2305	2306	2307	2308	2309	2310	2311
4000 to	2048 to	4010	2056	2057	2058	2059	2060	2061	2062	2063		4410	2312	2313	2314	2315	2316	2317	2318	2319
4777	2559	4020	2064	2065	2066	2067	2068	2069	2070	2071		4420	2320	2321	2322	2323	2324	2325	2326	2327
(Octal)	(Decimal)	4030	2072	2073	2074	2075	2076	2077	2078	2079		4430	2328	2329	2330	2331	2332	2333	2334	2335
		4050	2088	2089	2090	2091	2092	2093	2094	2095		4450	2344	2345	2346	2347	2348	2349	2350	2351
Octal	Decimal	4060	2096	2097	2098	2099	2100	2101	2102	2103		4460	2352	2353	2354	2355	2356	2357	2358	2359
10000 -	4096	4070	2104	2105	2106	2107	2108	2109	2110	2111		4470	2360	2361	2362	2363	2364	2365	2366	2367
20000 -	12288	4100	2112	2113	2114	2115	2116	2117	2118	2119		4500	2368	2369	2370	2371	2372	2373	2374	2375
40000 -	16384	4110	2120	2121	2122	2123	2124	2125	2126	2127		4510	2376	2377	2378	2379	2380	2381	2382	2383
50000 -	20480	4120	2128	2129	2130	2131	2132	2133	2134	2135		4520	2384	2385	2386	2387	2388	2389	2390	2391
60000 -	24576	4130	2136	2137	2138	2139	2140	2141	2142	2143		4530	2392	2393	2394	2395	2396	2397	2398	2399
/0000-	20072	4150	2152	2153	2154	2155	2156	2157	2158	2159		4550	2408	2409	2410	2411	2412	2413	2414	2415
		4160	2160	2161	2162	2163	2164	2165	2166	2167		4560	2416	2417	2418	2419	2420	2421	2422	2423
		4170	2168	2169	2170	2171	2172	2173	2174	2175		4570	2424	2425	2426	2427	2428	2429	2430	2431
		4200	2176	2177	2178	2179	2180	2181	2182	2183		4600	2432	2433	2434	2435	2436	2437	2438	2439
		4210	2184	2185	2186	2187	2188	2189	2190	2191		4620	2440	2441	2442	2443	2444 2452	2445	2446	2447
		4230	2200	2201	2202	2203	2204	2205	2206	2207		4630	2456	2457	2458	2459	2460	2461	2462	2463
		4240	2208	2209	2210	2211	2212	2213	2214	2215		4640	2464	2465	2466	2467	2468	2469	2470	2471
		4250	2216	2217	2218	2219	2220	2221	2222	2223		4650	2472	2473	2474	2475	2476	2477	2478	2479
		4260	2224	2225	2226	2227	2228	2229	2230	2231		4670	2480	2481	2482	2483	2484	2485	2486	2487
		1000	0040	0041	0040	0040	0044	0045	0046	0047		4700		0.400				2.00		
		4300	2240	2241	2242	2243	2252	2243	2254	2255		4710	2490	2497	2498	2499	2500	2501	2502	2503
		4320	2256	2257	2258	2259	2260	2261	2262	2263		4720	2512	2513	2514	2515	2516	2517	2518	2519
		4330	2264	2265	2266	2267	2268	2269	2270	2271		4730	2520	2521	2522	2523	2524	2525	2526	2527
		4340	2272	2273	2274	2275	2276	2277	2278	2279		4740	2528	2529	2530	2531	2532	2533	2534	2535
		4360	2280	2289	2290	2203	2292	2293	2294	2295		4760	2544	2545	2546	2539	2540	2541	2550	2543
		4370	2296	2297	2298	2299	2300	2301	2302	2303		4770	2552	2553	2554	2555	2556	2557	2558	2559
		1010	2200					the summer a fit of	1.	2000	J E						2000	A Company and A		
		1010	2200							2000	J						2000			
		1010	0	1	2	3	4	5	6	7	J		0	1	2	3	4	5	6	7
5000	2540	5000	0 2560	1 2561	2 2562	3 2563	4 2564	5 2565	6 2566	7 2567	) (	5400	0 2816	1 2817	2 2818	3 2819	4 2820	5 2821	6 2822	7 2823
5000 to	2560 to	5000 5010	0 2560 2568	1 2561 2569	2 2562 2570	3 2563 2571	4 2564 2572	5 2565 2573	6 2566 2574	7 2567 2575	J	5400 5410	0 2816 2824	1 2817 2825	2 2818 2826	3 2819 2827	4 2820 2828	5 2821 2829	6 2822 2830	7 2823 2831
5000 to 5777	2560 10 307 1	5000 5010 5020	0 2560 2568 2576 2584	1 2561 2569 2577	2 2562 2570 2578 2586	3 2563 2571 2579 2587	4 2564 2572 2580	5 2565 2573 2581 2581	6 2566 2574 2582	7 2567 2575 2583	J	5400 5410 5420	0 2816 2824 2832	1 2817 2825 2833 2841	2 2818 2826 2834 2842	3 2819 2827 2835 2842	4 2820 2828 2836 2844	5 2821 2829 2837 2845	6 2822 2830 2838 2846	7 2823 2831 2839 2847
5000 to 5777 Octol)	2560 to 3071 (Decimal)	5000 5010 5020 5030 5040	0 2560 2568 2576 2584 2592	1 2561 2569 2577 2585 2593	2 2562 2570 2578 2586 2594	3 2563 2571 2579 2587 2587	4 2564 2572 2580 2588 2596	5 2565 2573 2581 2589 2597	6 2566 2574 2582 2590 2598	7 2567 2575 2583 2591 2599	J	5400 5410 5420 5430 5440	0 2816 2824 2832 2840 2848	1 2817 2825 2833 2841 2849	2 2818 2826 2834 2842 2850	3 2819 2827 2835 2843 2851	4 2820 2828 2836 2844 2852	5 2821 2829 2837 2845 2853	6 2822 2830 2838 2846 2854	7 2823 2831 2839 2847 2855
5000 to 5777 Octal)	2560 to 3071 (Decimal)	5000 5010 5020 5030 5040 5050	0 2560 2568 2576 2584 2592 2600	1 2561 2569 2577 2585 2593 2601	2 2562 2570 2578 2586 2594 2602	3 2563 2571 2579 2587 2595 2603	4 2564 2572 2580 2588 2596 2604	5 2565 2573 2581 2589 2597 2605	6 2566 2574 2582 2590 2598 2606	7 2567 2575 2583 2591 2599 2607	J	5400 5410 5420 5430 5440 5450	0 2816 2824 2832 2840 2848 2856	1 2817 2825 2833 2841 2849 2857	2 2818 2826 2834 2842 2850 2858	3 2819 2827 2835 2843 2851 2859	4 2820 2828 2836 2844 2852 2860	5 2821 2829 2837 2845 2853 2853 2861	6 2822 2830 2838 2846 2854 2854 2862	7 2823 2831 2839 2847 2855 2863
5000 to 5777 Octol)	2560 to 3071 (Decimal)	5000 5010 5020 5030 5040 5050 5060	0 2560 2568 2576 2584 2592 2600 2608	1 2561 2569 2577 2585 2593 2601 2609	2 2562 2570 2578 2586 2594 2602 2610	3 2563 2571 2579 2587 2595 2603 2611	4 2564 2572 2580 2588 2596 2604 2612	5 2565 2573 2581 2589 2597 2605 2613	6 25566 2574 2582 2590 2598 2606 2614	7 2567 2575 2583 2591 2599 2607 2615	J	5400 5410 5420 5430 5440 5450 5460	0 2816 2824 2832 2840 2848 2856 2864	1 2817 2825 2833 2841 2849 2857 2865	2 2818 2826 2834 2842 2850 2858 2866	3 2819 2827 2835 2843 2851 2859 2867	4 2820 2828 2836 2844 2852 2860 2868	5 2821 2829 2837 2845 2853 2861 2869	6 2822 2830 2838 2846 2854 2862 2870	7 2823 2831 2839 2847 2855 2863 2863 2871
5000 to 5777 Octal)	2560 to 3071 (Decimal)	5000 5010 5020 5030 5040 5050 5060 5070	0 2560 2568 2576 2584 2592 2600 2608 2616	1 2561 2569 2577 2585 2593 2601 2609 2617	2 2562 2570 2578 2586 2594 2602 2610 2618	3 2563 2571 2579 2587 2595 2603 2611 2619	4 2564 2572 2580 2588 2596 2604 2612 2620	5 2565 2573 2581 2589 2597 2605 2613 2621	6 2566 2574 2582 2590 2598 2606 2614 2622	7 2567 2575 2583 2591 2599 2607 2615 ,2623		5400 5410 5420 5430 5440 5450 5460 5470	0 2816 2824 2832 2840 2848 2856 2864 2872	1 2817 2825 2833 2841 2849 2857 2865 2873	2 2818 2826 2834 2842 2850 2858 2866 2874	3 2819 2827 2835 2843 2851 2859 2867 2875	4 2820 2828 2836 2844 2852 2860 2868 2876	5 2821 2829 2837 2845 2853 2861 2869 2877	6 2822 2830 2838 2846 2854 2854 2862 2870 2878	7 2823 2831 2839 2847 2855 2863 2871 2879
5000 to 5777 Octal)	2560 to 3071 (Decimal)	5000 5010 5020 5030 5040 5050 5060 5070 5100	0 2560 2568 2576 2584 2592 2600 2608 2616 2624	1 2561 2569 2577 2585 2593 2601 2609 2617 2625	2 2562 2570 2578 2586 2594 2602 2610 2618 2626	3 2563 2571 2579 2587 2595 2603 2611 2619 2627	4 2564 2572 2580 2588 2596 2604 2612 2620 2628	5 2565 2573 2581 2589 2597 2605 2613 2621 2629	6 25566 2574 2582 2590 2598 2606 2614 2622 2630	7 2567 2575 2583 2591 2599 2607 2615 ,2623 2631		5400 5410 5420 5430 5440 5450 5460 5470 5500	0 2816 2824 2832 2840 2848 2856 2864 2872 2880	1 2817 2825 2833 2841 2849 2857 2865 2873 2881	2 2818 2826 2834 2842 2850 2858 2866 2874 2882	3 2819 2827 2835 2843 2851 2859 2867 2875 2883	4 2820 2828 2836 2844 2852 2860 2868 2876 2884	5 2821 2829 2837 2845 2853 2861 2869 2877 2885	6 2822 2830 2838 2846 2854 2862 2870 2878 2886	7 2823 2831 2839 2847 2855 2863 2871 2879 2887
5000 to 5777 Octol)	2560 to 3071 (Decimal)	5000 5010 5020 5030 5040 5050 5060 5070 5100 5110	0 2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640	1 2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641	2 2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2642	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643	4 2564 2572 2580 2588 2596 2604 2612 2620 2628 2636 2644	5 2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645	6 25566 2574 2582 2590 2598 2606 2614 2622 2630 2638 2646	7 2567 2575 2583 2591 2599 2607 2615 ,2623 2631 2639 2647		5400 5410 5420 5430 5440 5450 5460 5470 5500 5510 5520	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896	1 2817 2825 2833 2841 2849 2857 2865 2873 2881 2889 2897	2 2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2898	3 2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2899	4 2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901	6 2822 2830 2838 2846 2854 2854 2870 2878 2886 2894 2890	7 2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903
5000 to 5777 Octal)	2560 to 3071 (Decimal)	5000 5010 5020 5030 5040 5050 5060 5070 5100 5110 5120 5130	0 2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648	1 2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649	2 2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2626 2634 2642 2650	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651	4 2564 2572 2580 2588 2596 2604 2612 2620 2628 2636 2644 2652	5 2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2645 2653	6 2566 2574 2582 2590 2598 2606 2614 2622 2630 2638 2646 2654	7 2567 2575 2583 2591 2599 2607 2615 2623 2631 2639 2647 2655		5400 5410 5420 5430 5440 5450 5460 5470 5500 5510 5520 5530	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896 2904	1 2817 2825 2833 2841 2849 2857 2865 2873 2881 2889 2897 2905	2 2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2898 2906	3 2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2899 2907	4 2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909	6 2822 2830 2838 2846 2854 2854 2870 2878 2878 2886 2894 2902 2910	7 2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911
5000 to 5777 Octal)	2560 to 3071 (Decimal)	5000 5010 5020 5030 5050 5050 5050 5070 5100 5110 5120 5130 5140	0 2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648 2656	1 2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657	2 2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2642 2650 2658	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651 2659	4 2564 2572 2580 2588 2596 2604 2612 2620 2628 2636 2644 2652 2660	5 2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2653 2661	6 2566 2574 2582 2590 2598 2606 2614 2622 2630 2638 2646 2654 2654	7 2567 2575 2583 2591 2599 2607 2615 2623 2631 2639 2647 2655 2663		5400 5410 5420 5430 5440 5450 5460 5470 5500 5510 5520 5520 5530 5540	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896 2904 2912	1 2817 2825 2833 2841 2849 2857 2865 2873 2881 2889 2897 2905 2913	2 2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2898 2906 2914	3 2819 2827 2835 2843 2859 2867 2875 2883 2891 2899 2907 2915	4 2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908 2916	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917	6 2822 2830 2838 2846 2854 2862 2870 2878 2886 2894 2902 2910 2918	7 2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919
5000 to 5777 Octol)	2560 to 3071 (Decimal)	5000 5010 5020 5030 5040 5050 5070 5100 5110 5120 5130 5140 5150	0 2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648 2656 2664 2656 2664	1 2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657 2665 2673	2 2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2642 2650 2658 2658 2658 2656	3 2563 2571 2577 2595 2603 2611 2619 2627 2635 2643 2651 2659 2667 2675	4 2564 2572 2588 2596 2604 2612 2620 2628 2636 2644 2652 2644 2652 2660 2666 2666	5 2565 2573 2581 2597 2605 2613 2621 2629 2637 2645 2653 2661 2669 2677	6 25566 2574 2582 2598 2606 2614 2622 2630 2638 2646 2654 2654 2662 2678	7 2567 2575 2583 2591 2599 2607 2615 2623 2631 2639 2647 2655 2663 2671 2675		5400 5410 5420 5430 5440 5450 5540 5510 5510 5520 5530 5540 5550	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896 2904 2912 2920 2920	1 2817 2825 2833 2841 2849 2857 2865 2873 2881 2889 2897 2905 2913 2921 2921	2 2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2898 2906 2914 2922 2924	3 2819 2827 2835 2843 2859 2867 2875 2883 2891 2899 2907 2915 2923 2923	4 2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908 2916 2924 2924	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 2925 2022	6 2822 2830 2838 2846 2854 2854 2870 2878 2886 2896 2902 2910 2918 2926	7 2823 2831 2839 2847 2855 2863 2871 2879 2887 28903 2903 2911 2919 2927 2925
5000 to 5777 Octal)	2560 to 3071 (Decimal)	5000 5010 5020 5030 5040 5060 5070 5110 5120 5130 5140 5140 5160 5160 5170	0 2560 2568 2576 2584 2592 2608 2616 2624 2632 2640 2648 2656 2664 2656 2664 2656 2664 2672 2680	1 2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657 2665 2673 2681	2 2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2642 2650 2653 2650 2658 2666 2674 2682	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2651 2655 2667 2675 2683	4 2564 2572 2588 2596 2604 2612 2620 2628 2636 2644 2652 2668 2668 2676 2684	5 2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2653 2661 2669 2677 2685	6 25566 2574 2582 2590 2598 2606 2614 2622 2630 2638 2646 2654 2654 2654 2662 2678 2678	7 2567 2575 2583 2599 2607 2615 2623 2631 2639 2647 2655 2663 2679 2679 2687		5400 5410 5420 5430 5440 5450 5460 5510 5520 5520 5520 5520 5550 5550 555	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896 2904 2912 2920 2928 2936	1 2817 2825 2833 2841 2849 2857 2865 2873 2881 2889 2897 2905 2913 2929 2937	2 2818 2826 2834 2850 2858 2866 2874 2882 2890 2898 2906 2914 2920 2938	3 2819 2827 2832 2843 2851 2859 2867 2875 2883 2891 2899 2907 2915 29207 2915 2931 2939	4 2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908 2916 2920 2916 2932 2940	5 2821 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2917 29253 2933 2941	6 2822 2830 2838 2846 2854 2862 2870 2878 2886 2894 2902 2910 2918 2926 2934 2924	7 2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927 2935 2943
5000 to 5777 Octal)	2560 to 3071 (Decimal)	5000 5010 5020 5030 5050 5060 5070 5110 5120 5130 5130 5150 5150 5160 5170	0 2560 2568 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648 2654 2664 2664 2664 2664 2664 2680 2688	1 2561 2569 2577 2585 2593 2601 2609 2617 2625 2633 2641 2649 2657 2665 2673 2681 2689	2 2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2642 2650 2658 2666 2666 2666 26674 2682 2690	3 2563 2571 2579 2587 2603 2611 2619 2627 2635 2643 2651 2659 2667 2675 2683 2691	4 2564 2572 2580 2588 2598 2604 2612 2620 2628 2636 2644 2652 2660 2668 2666 2668 2666 2684 2692	5 2565 2573 2581 2589 2597 2605 2613 2621 2629 2637 2645 2653 2669 2677 2685 2693	6 25566 2574 2582 2590 2598 2606 2614 2622 2630 2638 2646 2654 2662 2662 2662 2662 2662 2662	7 2567 2575 2583 2591 2599 2605 2615 2623 2631 2639 2647 2655 2663 2671 2679 2687 2687		5400 5410 5420 5430 5450 5460 5510 5520 5530 5530 5550 5550 5550 5550 555	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2896 2904 2912 2920 2928 2936 2924	1 2817 2825 2833 2841 2849 2857 2865 2873 2881 2889 2897 2905 2915 2929 2937 29245	2 2818 2826 2834 2842 2850 2858 2866 2874 2882 2890 2898 2906 2914 2922 2930 2938 2946	3 2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2899 2907 2915 29207 2915 29231 2939 2931	4 2820 2828 2836 2844 2852 2860 2868 2876 2884 2892 2900 2908 29108 29108 2924 2924 2924 2932 2940 29248	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2909 2901 2909 2917 2925 2933 2941	6 2822 2830 2838 2846 2854 2860 2878 2886 2894 2902 2910 2918 2926 2934 2924 2950	7 2823 2831 2839 2847 2855 2863 2871 2879 2887 2903 2911 2919 2927 2935 2943 2951
5000 to 5777 Octal)	2560 to 3071 (Decimal)	5000 5010 5020 5040 5050 5060 5070 5100 5120 5130 5140 5140 5140 5160 5170 5200 5210	0 25560 25568 25576 2584 2592 2600 2616 2624 26624 26526 26648 26526 26648 26564 26526 26648 26568 26649 26680 26688 26696 26688 2678	1 2561 2559 2557 2585 2593 2609 2617 2625 2633 2641 2649 2657 2665 2665 2665 2665 2665 2665 2665	2 2562 2570 2578 2586 2594 2602 2610 2618 2626 2634 2650 2658 2656 2656 2654 2656 2656 2656 2656 2656	3 25563 25571 2579 2587 2595 2601 2619 2627 2643 2651 2653 2667 2667 2667 2667 2663 2669 9	4 2564 2572 2580 2588 2596 2604 2612 2620 2628 2664 2662 2668 2668 2668 2668 2668	5 2565 2573 2581 2589 2605 2605 2605 2605 2605 2669 2669 2669 2669 2669 2669 2669 266	6 25566 25574 2582 2590 2598 2606 2608 2606 2614 2622 2630 2638 2646 2654 2662 2670 2678 2686 2694 2702	7 25677 25755 2583 2591 2599 2607 2615 26631 2639 2647 2655 2663 2663 26631 26639 26647 2655 2663 2667 2667 2667 2667 2679 2687		5400 5410 5420 5430 5440 5450 5460 5510 5520 5550 5550 5550 5550 5550 555	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2888 2994 2912 2920 2928 2936 2944	1 2817 2825 2833 2841 2849 2857 2865 2873 2881 2889 2897 2905 2913 2929 2929 2929 2929 29297 29295 2925 3	2 2818 2826 2834 2858 2858 2866 2874 2882 2890 2898 2914 2922 2930 2938 2924 2924 2954	3 2819 2827 2835 2843 2851 2859 2867 2875 2883 2899 2907 2915 2923 2931 2939 2939 2947 2955	4 2820 2828 2836 2844 2852 2868 2876 2884 2892 2900 2908 2914 2914 2924 2924 2924 2924 2924	5 2821 2829 2837 2845 2853 2869 2877 2885 2893 2901 2909 2917 2925 2933 2941 2949 2957	6 2822 2830 2838 2846 2854 2854 2856 2878 2886 2894 2902 2910 2918 2926 2934 2924 2950 2958	7 2823 2831 2839 2847 2855 2863 2871 2879 2887 2903 2911 2919 2921 2935 2943 2951 2959
5000 to 5777 Octol)	2560 to 3071 (Decimal)	5000 5010 5020 5040 5050 5060 5070 5100 5120 5130 5130 5140 5150 5160 5160 5160 5160 5160 5160 5220	0 25560 25568 2576 2584 2592 2600 2608 2616 2624 2632 2640 2648 2656 2664 2664 2664 2664 2664 2664 2664	1 2561 2569 2577 2585 2609 2617 2609 2617 2625 2631 2641 2649 2657 2665 2663 2641 2669 2657 2665 2663 2669 2677 2705	2 2562 2570 2578 2594 2602 2610 2618 2626 2638 2642 2650 2658 2662 2658 2662 2658 2668 2668 2668	3 25563 2571 2579 2585 2603 2611 2619 2627 2635 2643 2651 2659 2667 2663 2667 2663 2669 2667 2675 26683 2691 2699	4 25564 2572 2580 2598 2604 2612 2620 2628 2634 2652 2664 2652 2664 2668 2668 2668 2668 2668	5 2565 2573 2581 2587 2605 2613 2621 2629 2637 2645 2645 2665 2661 2669 2667 2667 2667 2667 2667 2677 2685	6 25566 25574 2582 2590 2598 2606 2608 2606 2614 2622 2630 2638 2646 2654 2662 2670 26778 2686 2694 27702 27710	7 25567 25755 2583 2599 2607 2615 2623 2631 2633 2631 2635 2663 2679 2667 2669 2667 2669 2667		5400 5410 5420 5430 5440 5450 5460 5510 5520 5550 5550 5550 5550 5550 555	0 2816 2824 2832 2848 2856 2864 2872 2880 2888 2896 2904 2912 2920 2928 2936 2944	1 2817 2825 2833 2841 2849 2857 2865 2873 2881 2887 2905 2913 2921 2995 2929 2937 2945 2953 2951	2 2818 2826 2834 2842 2850 2858 2866 2874 2890 2898 29906 2914 2922 2930 2938 2946	3 2819 2827 2835 2843 2859 2867 2875 2883 2897 2907 2915 2923 2931 2939 2939 2934 2935 2955 2963	4 2820 2828 2836 2844 2852 2860 2868 2876 2884 28900 2900 2900 2916 2924 2932 2930 2940 2948 2956 2956	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2917 2925 2933 2941 2949 2957 2955	6 2822 2830 2838 2846 2854 2854 2854 2886 2894 2902 2910 2918 2926 2934 2934 2950 2958 2956	7 2823 2831 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927 2935 2943 2943 2951 2959 2951
5000 to 5777 Octol)	2560 to 3071 (Decimal)	5000 5010 5020 5030 5050 5050 5070 5100 5110 5120 5140 5140 5140 5140 5140 5140 5140 514	0 25560 25568 2576 2584 2592 2600 2608 2616 2624 2656 2664 2656 2664 2672 2680 2688 2656 2664 2672 2680 2688 2696 2704 2712	1 2561 2569 2577 2585 2609 2617 2609 2617 2625 2633 2641 2649 2657 2665 2673 2664 2669 2667 2705 2705	2 2562 2570 2578 2594 2602 2610 2618 2626 2638 2636 2638 2658 2658 2658 2664 2658 2664 2658 2664 2658 2667 2667 2672	3 25563 2571 2579 2585 2603 2611 2619 2627 2635 2643 2651 2659 2667 2663 2669 2667 2663 2669 2677 2675 2669 2707 2715	4 25564 2572 2580 2598 2604 2612 2620 2628 2634 2652 2664 2652 2664 2664 2664 2662 2676 2668 2676 2672 27708 27708	5 2565 2573 2581 2587 2605 2613 2621 2629 2637 2645 2653 2661 2669 2667 2665 2667 2667 2667 2667 2677 2677	6 25566 2574 2582 2598 2606 2614 2622 2630 2638 2646 2654 2654 2654 2654 2654 2654 2654	7 25567 25575 2583 2599 2607 2615 2623 2631 2639 2647 2655 2663 2679 2687 2695 2687 2695 2703 2711 2719		5400 5410 5420 5430 5440 5440 5540 5540 5520 5550 5550 555	0 2816 2824 2832 2848 2856 2864 2872 2880 2896 2994 2912 2920 2928 2994 2912 2928 2928 2936 2944 2952 2950 2960	1 2817 2825 2833 2841 2849 2857 2865 2873 2881 2887 2905 2913 2929 2929 2929 2937 2945 2953 2961 2961 2963	2 2818 2826 2834 2842 2850 2858 2866 2874 2890 28988 29966 2914 2922 2930 2938 2946 2954 2954	3 2819 2827 2835 2843 2851 2859 2867 2875 2883 2897 2915 2923 2931 2939 2939 2939 2939 2939 2939	4 2820 2828 2836 2846 2852 2852 2852 2852 2860 2868 2876 2884 2900 2908 2916 2924 2932 2940 2948 2956 2954	5 2821 2829 2837 2845 2853 2861 2869 2877 2885 2893 2901 2917 2925 2933 2941 2949 2947 2957 2965 2973	6 2822 2830 2838 2846 2854 2854 2862 2870 2878 2896 2992 2910 2918 2922 2910 2918 2924 2934 2942 2950 2958 2956 2974	7 2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927 2935 2943 2951 2955 2967 2975
5000 to 5777 Octol)	2560 to 3071 (Decimal)	5000 5010 5020 5030 5050 5050 5050 5100 5110 5120 5140 5140 5140 5140 5140 5140 5140 514	0 25560 25568 2576 25584 2592 26000 26088 2656 2664 2656 2664 2658 2656 2664 2658 2656 2668 2658 2658 2656 2668 2658 265	1 2561 2563 2577 2585 2593 2601 2609 2657 2663 2649 2657 2665 2673 2681 2689 2697 2779	2 2562 2570 2578 2586 2594 2602 2618 2618 2618 2658 2658 2658 2658 2658 2658 2658 265	3 2563 2571 2579 2587 2595 2603 2611 2619 2649 2659 2665 2665 2665 2665 2669 2667 2675 2683 2691 2699 2677 2715 2771 2731	4 2564 25780 2588 25986 2604 2622 2620 2628 2636 2644 2652 2660 2668 2668 2668 2668 2668 2668 266	5 2565 2573 2589 2597 2605 2613 2621 2629 2637 2645 2663 2661 2669 2677 2685 2661 2669 2677 2685 2693 2709 2717 72725	6 25566 2574 2582 2590 2598 2602 2614 2622 2661 2654 2662 2662 2662 2662 2662 2662 2662	7 2567 2575 2583 2591 2599 2607 2615 2639 26431 2639 26437 2653 2663 2663 2663 2663 2663 2663 2663		5400 5410 5420 5430 5450 5540 5550 5550 5550 5550 555	0 2816 2824 2832 2840 2848 2856 2864 28972 2880 28904 2912 2920 2923 2936 2936 2936 2944 2950 2960 2960 2960 2964	1 2817 2825 2833 2841 2849 2857 2865 2873 2881 2889 2905 2905 2913 2921 2929 2937 2945 2953 2961 2969 2977 2985	2 2818 2826 2834 2850 2858 2866 2874 2882 2890 2898 2996 2938 2944 2952 2938 2946 2954 2962 2970 2978	3 2819 2827 2835 2843 2851 2859 2867 2883 2899 2907 2915 2923 2931 2939 2947 2955 2963 2971 2979	4 2820 2828 2836 2844 2852 2860 2868 2892 2900 2908 2916 2924 2932 2940 2954 2954 2954 2954 2954 2954 2954 2954	5 2821 2829 2837 2845 2853 2869 2887 2885 2909 2917 2925 2933 2941 2949 2957 2965 2973 2985	6 28222 2830 2838 2846 2854 2870 2878 2878 2986 2994 2918 2934 2934 2934 2934 2958 2958 2958 2958	7 2823 2831 2839 2847 2855 2863 2871 2879 2887 2895 2903 2911 2919 2927 2935 2943 2951 2951 2951 2967 2975 2983
5000 to 5777 Octol)	2560 to 3071 (Decimal)	5000 5010 5020 5030 5050 5060 5060 5100 5130 5110 5130 5140 5140 5140 5140 5140 5140 5210 5210 5220 5220 5220 5220 5220	0 25560 25568 25764 25592 26000 26088 26566 26644 26566 26656 26656 26656 26656 26686 26656 26686 26656 26686 2672 2704 27702 27704 27702 27704 27728 27736	1 2561 2569 2575 2593 2601 2609 2617 2625 2633 2641 2649 2657 2657 2657 2657 2657 2657 2705 2713 2721 2729	2 2562 2570 2578 2586 2594 2602 2618 2626 2634 2658 2658 2658 2666 2674 2682 2658 2668 2668 2674 2682 2690 2774 27730	3 2563 2571 2579 2603 2611 2619 2627 2643 2659 2663 2659 2667 2675 2663 2669 2669 2669 2669 2669 2691 2699 2707 2715 2773	4 2564 2572 2580 2596 2604 2612 2620 2628 2660 2668 2660 2668 2660 2668 2660 2668 2660 2668 2700 2708 2716 2774 2774	5 2565 2573 2589 2597 2605 2613 2662 2663 2664 2669 2667 2665 2663 2701 2709 2717 2725 2733 2741	6 25566 2574 2582 2590 2598 2604 2612 2632 2638 2646 2652 2662 2662 2662 2662 2662 2662	7 25567 2575 2583 2599 2607 2615 2639 2647 2653 26631 26639 26637 2663 26637 2665 2703 2705 2705 2711 2719 2727 2735		5400 5410 5420 5430 5450 5540 5550 5550 5550 5550 555	0 2816 2824 2832 2840 2848 2856 2864 2864 2902 2912 2912 2920 2923 2936 2936 2936 2950 2968 2976	1 2817 2825 2833 2841 2849 2857 2865 2889 2897 2905 2913 2921 2929 2937 2945 2961 2969 2967 2965	2 2818 2826 2834 2850 2858 2866 2858 2890 2898 2904 2914 2932 2930 2938 2946 2952 2930 2954 2952 2950 2958 2986	3 2819 2827 2835 2843 2851 2859 2867 2883 2899 2907 2915 2923 2931 2939 2947 2955 2963 2971 2979	4 2820 2828 2836 2844 2852 2860 2868 2892 2900 2908 2916 2924 2932 2940 2948 2956 2964 2954 2954 2954 2954	5 2821 2829 2837 2845 2853 2869 2887 2885 2901 2909 2917 2925 2933 2941 2949 2957 2949 2957 2965 2973 2981	6 2822 2830 2838 2846 2854 2870 2878 2886 2894 2902 2910 2918 2934 2942 2950 2958 2956 2974 2956 2974	7 2823 2831 2839 2847 2855 2863 2879 2887 2895 2903 2911 2927 2935 2943 2951 2951 2951 2967 2975 2983 2999
5000 to 5777 Octol)	2560 ta 3071 (Decimal)	5000 5010 5020 5030 5050 5050 5050 5100 5110 5120 5140 5140 5140 5140 5140 5140 5140 514	0 25560 25568 2576 2578 2584 2592 2600 2608 2616 2648 2656 2664 2672 2680 2648 2656 2664 2672 2680 2688 2696 2688 2704 2772 2772 27736 2774	1 2561 2562 2585 2593 2607 2657 2663 2649 2657 2665 2673 2681 2689 2697 2713 2721 2705 2713 2721 2729 2737 2745	2 2562 2570 2578 2586 2594 2610 2618 2626 2634 2658 2658 2658 2658 2658 2658 2658 2658	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2659 2665 2665 2663 2659 2667 2675 2683 2691 2699 2707 2715 2723 2731 2739 2747	4 2564 25780 2588 25986 2604 2622 2622 2622 2628 2636 2644 2652 2660 2668 2668 2668 2668 2668 2668 2708 2716 2772 2778 27740 27748	5 2565 2573 2581 2589 2597 2605 2613 2641 2643 2661 2669 2677 2685 2661 2669 2677 2685 2693 2709 2717 2725 2709 2717 2725 2733 2741 2734	6 25566 2574 2592 2590 2598 2606 2638 2644 2652 2662 2662 2662 2662 2662 2662	7 2567 2575 2583 2599 2607 2639 2639 2643 2639 2643 2663 2663 2663 2663 2663 2663 2663		5400 5410 5420 5430 5450 5540 5550 5550 5550 5550 555	0 2816 2824 2832 2840 2848 2856 2864 28972 2868 2994 2912 2920 2928 2936 2936 2936 2954 2950 2960 2964 2960 2964 2960 2964 2960 2964 2960 2964 2960 2964 2976	1 2817 2825 2833 2841 2849 2857 2865 2873 2881 2889 2905 2905 2913 2921 2929 2937 2945 2953 2961 2961 2961 2967 2985 2993 3001	2 2818 2826 2834 2850 2858 2866 2874 2882 2986 2996 2938 2946 2954 2952 2938 2946 2954 2952 2962 2970 2978 2996 2994 3002	3 2819 2827 2835 2843 2851 2853 2867 2883 2891 2899 2907 2915 2923 2931 2939 2947 2953 2963 2971 2973 2971 2973 2987 3003	4 2820 2828 2836 2844 2852 2868 2876 2884 2892 2900 2908 2916 2924 2932 2940 2948 2954 2954 2954 2954 2954 2954 2954 2954	5 2821 2829 2837 2845 2853 2869 2877 2885 2893 2909 2917 2925 2933 2941 2949 2957 2965 2973 2985 2989 2997 3005	6 2822 2830 2838 2846 2854 2870 2878 2878 2910 2910 2918 2934 2934 2934 2934 2934 2958 2956 2974 2996 29974 2998 3006	7 2823 2831 2847 2855 2863 2879 2887 2895 2903 2911 2919 2927 2935 2943 2959 2959 2967 2975 2983 2991 2999 3007
5000 to 5777 Octol)	2560 to 3071 (Decimal)	5000 5010 5020 5030 5050 5050 5060 5070 5110 5120 5140 5140 5140 5140 5140 5140 5140 514	0 25560 25563 2576 2578 2578 2584 2592 2600 2648 2656 2664 2672 2680 2648 2656 2664 2672 2680 2688 2686 2688 2696 2772 2772 2772	1 2561 2563 2577 2585 2593 2609 2617 2625 2633 2649 2657 2665 2673 2681 2681 2689 2697 2713 2729 2775 2729 2737 2745	2 2562 2578 2586 2594 2610 2618 2626 2634 2642 2650 2658 2658 2658 2658 2658 2666 26714 2726 2730 2738 2730 2738 2746	3 2563 2571 2579 2587 2595 2603 2611 2619 2627 2635 2643 2659 2667 2675 2683 2699 2707 2715 2723 2731 2739 2747	4 2564 25780 2588 25986 2604 2622 2622 2622 2624 2632 2644 2652 2660 2668 2676 2684 2670 2708 2716 2712 2732 2740 2732 2748 2756	5 2565 2573 2589 2597 2605 2637 2645 2653 2661 2669 2677 2685 2685 2693 2709 2717 2725 2733 2733 2734	6 25566 2574 2582 2590 2598 2606 2638 2644 2652 2662 2662 2662 2662 2662 2662	7 25567 25755 2583 2599 2607 26155 26631 2639 26647 2655 26633 2679 26679 26679 26679 26679 2679 2679		5400 5410 5420 5430 5440 5540 5540 5550 5550 5550 555	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2904 2912 2920 2928 2936 2944 2952 2956 2954 2952 2960 2964 2954 2956 2954 2956 2964 2956 2960 2964 2956 2960 2964 2956 2960 2964 2956 2960 2964 2956 2960 2964 2956 2960 2964 2956 2960 2966 2966 2977 2976 2076 207	1 2817 2825 2833 2841 2849 2857 2865 2873 2865 2873 2905 2905 2913 2921 2929 2937 2945 2953 2961 2965 2993 3001 3009	2 2818 2826 2834 2850 2856 2874 28862 2890 2898 29966 2931 2938 2938 2938 2954 2954 2954 2957 2957 2978 29978 29978 29978 29962 29974 3002	3 2819 2827 2835 2843 2851 2859 2867 2875 2883 2891 2907 2915 2923 2931 2939 2947 2939 2947 2939 2947 2939 3003 3011	4 28200 28288 28366 2844 2852 2868 2876 2868 2892 2908 2908 2916 2932 2940 2948 2956 2954 2954 2954 2954 2956 2956 2956 2956 3004 3004	5 2821 2829 2837 2845 2853 2869 2877 2885 2893 2909 2917 2925 2933 2941 2949 2957 2955 2973 2989 2997 3005 3013	6 28222 2830 2838 2846 2854 2862 2870 2878 2986 2930 2938 2930 2938 2942 2950 2958 2956 2958 2956 2974 2950 2958 2956 2974 2950 2998 3006	7 2823 2831 2847 2855 2863 2877 2879 2887 2895 2903 2911 2919 2927 2943 2951 2955 2967 2975 2983 2991 2999 3007 3015
5000 to 5777 Octol)	2560 ta 3071 (Decimal)	5000 5010 5020 5030 5050 5050 5050 5050 5110 5120 5140 5140 5140 5140 5140 5140 5140 514	0 25560 25560 25584 2576 26284 26592 2600 26088 2656 2648 2656 2664 2658 2772 2770 2772 2773 2773 2774 2775 277	1 2561 2562 2577 2625 2593 2609 2617 2625 2633 2649 2657 2665 2673 2681 2689 2705 2713 2725 2773 2745 2753 2765	2 2562 2570 2578 2586 2594 2610 2618 2626 2634 2658 2658 2658 2658 2658 2658 2658 2658	3 2563 2571 2577 2595 2603 2611 2619 2627 2635 2643 2659 2665 2663 2659 2667 2675 2683 2691 2707 2715 2707 2715 2739 2747 2755	4 2564 25780 2588 25986 2604 2622 2642 2642 2642 2660 2668 2668 2668 2668 2676 2724 2708 2716 2772 2772 27748 27756 27756	5 2565 2573 2581 2589 2597 2605 2653 2661 2669 2667 2665 2663 2701 2709 2717 2725 2733 2741 2749 2757 2765	6 25566 2574 2592 2590 2598 2606 2654 2662 2662 2662 2662 2662 2662 266	7 2567 2575 2583 2599 2607 2639 2631 2639 2643 2639 2643 2663 2663 2663 2663 2663 2663 2765 2765 2779 2775 2775		5400 5410 5420 5430 5450 5540 5550 5550 5550 5550 555	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2994 2992 2920 2928 2936 2936 2957 2960 2964 2950 2964 2950 2964 2950 2964 2950 2964 2950 2964 2950 2964 2960 2964 2960 2964 2960 2960 2960 2960 2960 2976 2984 2992 3000 3008 3016 3016 3016 2976 2984 2984 2985 2984 2995 2985 2986 29976 2984 29976 2984 29976 2984 29976 2984 29976 2984 29976 2984 29976 2984 29976 2984 29976 2984 29976 2984 29976 2984 29976 2984 29976 2984 29976 2984 29976 2984 29976 2984 29976 2984 29976 2984 29976 2984 29776 2984 29776 29776 2984 29776 20776 207777 20776 207777777 207777777777777777777777777	1 2817 2825 2833 2841 2849 2857 2865 2865 2865 2905 2913 2921 2929 2937 2945 2953 2961 2961 2965 2963 3001 3009 3017	2 2818 2826 2834 2850 2858 2866 2874 2882 2986 2996 2996 2994 2938 2945 2962 2970 2978 2986 2995 2995 2995 3002 2986 2994 3002	3 2819 2827 2835 2843 2851 2853 2867 2883 2891 2897 2915 2923 2931 2939 2947 2955 3003 3011 3019	4 2820 2828 2836 2844 2852 2864 2852 2868 2876 2900 2908 2916 2924 2932 2940 2948 2954 2954 2954 2954 2954 2954 2954 2954 2954 2954 2956 2958 2956 2958 2956 2958 2956 2958 2956 2958 2956 2958 2956 2958 2956 2958 2956 2958 2956 29588 2958 2958 2958 2958 2958 2958 2958 2958 2958 2958 29	5 2821 2829 2837 2845 2853 2869 2877 2885 2893 2909 2917 2925 2933 2941 2949 2957 2965 2973 2985 2997 3005 3013 3021	6 28222 2830 2838 2846 2854 2870 2878 2878 2878 2910 2918 2926 2934 2934 2942 2958 2958 2956 2974 2996 2998 3006 3014 3022	7 2823 2831 2839 2847 2855 2863 2879 2887 2895 2903 2911 2919 2927 2935 2943 2951 2955 2967 2975 2985 2991 2999 3007 3015 3023 3015
5000 to 5777 Octol)	2560 to 3071 (Decimal)	5000 5010 5020 5030 5050 5050 5050 5100 5110 5120 5140 5140 5140 5140 5140 5210 5220 5220 5220 5220 5220 5220 522	0 25560 25560 25584 2592 2600 2608 2652 2642 2652 2652 2652 2656 2656 2658 2656 2658 2656 2658 2656 2658 2772 2770 2772 2772 2772 2772 2772 2772 2772 2772 2776 2772 2778 2774 2775 2776	1 2561 2563 2577 2585 2593 2601 2609 2657 2665 2649 2657 2665 2673 2681 2689 2697 2771 2729 2775 2775 2775 2775	2 2562 2570 2578 2586 2594 2602 2618 2658 2658 2658 2658 2658 2658 2658 265	3 2563 2571 2579 2603 2611 2619 2627 2643 2659 2665 2663 2659 2667 2675 2683 2691 2699 2707 2715 2703 2773 2773 27747 2775 2765	4 2564 2572 2580 2588 2596 2604 2622 2620 2628 2642 2650 2668 2660 2668 2676 2684 2660 2684 2700 2708 2716 2772 2772 2772 2760	5 2565 2573 2589 2597 2605 2637 2645 2653 2661 2669 2667 2669 2667 2685 2661 2669 2770 2717 2725 2773 2741 2749 2757 2773 2781	6 25566 2574 2592 2590 2598 2604 2622 2638 2644 2652 2662 2662 2662 2662 2662 2662	7 2567 2575 2583 2591 2599 2607 2615 2639 26431 26639 26437 2653 2663 2663 2663 2663 2663 2663 2663		5400 5410 5420 5430 5430 5450 5510 5550 5550 5550 5550 5550 555	0 2816 2824 2832 2840 2848 2856 2864 2872 2880 2904 2912 2920 2928 2936 2936 2944 2952 2960 2960 2964 2953 2964 2950 2964 2950 2964 2950 2964 2950 2964 2950 2964 2950 2964 2960 2964 2950 2964 2960 2966 2966 2976 2960 2966 2966 2976 2966 2976 2966 2977 2976 2977 2976 2976 2976 2976 2976 2977 207	1 2817 2825 2833 2841 2849 2857 2865 2873 2867 2905 2913 2921 2929 2937 2945 2953 2961 2969 2977 2985 2993 3001 3009 3017 3025	2 2818 2826 2834 2842 2850 2858 2866 2894 28906 2994 2938 2946 2954 2952 2938 2946 2954 2952 2970 2978 2946 2994 3002 3010 3018 3026	3 2819 2827 2835 2843 2851 2859 2867 2883 2899 2907 2915 2923 2931 2939 2947 2955 3003 3011 3019 3027	4 2820 2828 2836 2844 2852 2860 2908 2900 2908 2916 2924 2932 2940 2956 2954 2954 2954 2954 2954 2954 2954 2954	5 2821 2829 2837 2845 2853 2869 2885 2909 2917 2925 2933 2941 2949 2957 2965 2973 2985 2997 3005 3013 3021 3037	6 2822 2830 2838 2846 2854 2870 2878 2878 2878 2918 2918 2926 2934 2934 2958 2958 2958 2958 2958 2959 3006 3014 3028	7 2823 2831 2839 2847 2855 2863 2879 2887 2903 2911 2919 2927 2935 2943 2951 2951 2951 2951 2967 2975 2983 2991 2999 3007 3015 3023 3031 3039
5000 to 5777 Octol)	2560 to 3071 (Decimal)	5000 5010 5020 5030 5050 5050 5070 5100 5130 5130 5140 5140 5140 5140 5140 5210 5240 5240 5220 5240 5240 5240 5240 5340	0 25560 25563 25584 25792 26000 26088 26526 26624 26526 26644 26526 26656 26684 26566 26684 2672 27604 27728 27760 27766 27766 27784	1 2561 2569 2575 2593 2601 2609 2617 2625 2633 2641 2657 2665 2673 2665 2673 2681 2689 2697 2705 2713 2721 2737 2737 2745 2753 2761 2777 2775	2 2562 2570 2578 2586 2594 2602 2618 2626 2634 2658 2658 2658 2658 2658 2658 2658 2658	3 25563 25571 2579 2603 2611 2627 2643 2643 2659 26657 26653 26653 26653 26691 2659 26691 2659 26697 2707 2715 2707 2715 2723 2739 2747 27755 27763 27771 27759 2787	4 2564 2572 2580 2598 2598 2604 2622 2620 2628 2636 2644 2652 2660 2668 2668 2668 2668 2668 2700 2708 2716 2774 2774 2774 2774 2774 2774	5 2565 2573 2589 2589 2597 2605 2613 2629 2661 2669 2667 2665 2663 2701 2709 2717 2725 2733 2701 2773 2741 2749 27757 27781 27781	6 25566 2574 2582 2590 2598 2602 2614 2662 2662 2662 2662 2662 2662 266	7 25567 2575 2583 2599 2607 2615 2639 2643 2663 26631 2663 2663 2663 2663 2663 26		5400 5410 5420 5430 5450 5540 5550 5550 5550 5550 555	0 2816 2824 2832 2840 2848 2856 2864 2864 2904 2912 2920 2928 2936 2936 2944 2952 2960 2968 2974 2950 2968 2974 3000 3008 3016 3024	1 2817 2825 2833 2841 2849 2857 2865 2873 2881 2889 2995 2913 2921 2929 2937 2945 2953 2961 2969 2977 2965 2961 2969 2977 2985 2961 2963 2961 2963 2961 2969 2977 2985 2961 2969 2977 2985 2961 2969 2977 2965 2961 2969 2977 2965 2963 2061 2969 2977 2965 2961 2969 2977 2965 2961 2969 2977 2965 2961 2969 2977 2965 2961 2969 2977 2965 2961 2969 2977 2965 2977 2965 2967 2967 2967 2967 2967 2967 2967 2977 2965 2967 2977 2965 2977 2965 2961 2969 2977 2965 2977 2965 2967 2963 2977 2965 2961 2969 2977 2965 2961 2963 2977 2965 2977 2965 2973 2977 2965 2973 2977 2973 2973 2977 2973 2977 2975 2973 2977 2973 2977 2973 2077 2077 2075 2077 2077 2075 2077 2077 2073 2077 2077 2073 2077 2073 2077 2077 2073 2077 2073 2077 2073 2077 2073 2077 2073 2077 2073 2077 2073 2077 2073 2077 2073 2077 2077 2073 20777 2077 2077 2077 2077 20777 2077 2077 2077 2077 20777	2 2818 2826 2834 2850 2858 2866 2898 2906 2938 2914 2922 2930 2938 2946 2954 2952 2930 2938 2946 2954 3002 3010 3018 3026 3034 3042	3 2819 2827 2835 2843 2851 2859 2987 2915 2923 2915 2923 2931 2939 2947 2955 3003 3011 3019 3027 3035 3043	4 2820 2828 2836 2844 2852 2860 2868 2892 2900 2908 2916 2924 2932 2940 2956 2954 2954 2954 2954 2954 2954 2954 2954	5 2821 2829 2837 2845 2853 2869 2887 2885 2901 2907 2925 2933 2941 2955 2933 2941 2955 2973 2985 2973 2985 2997 3005 3013 3021 3021	6 2822 2830 2838 2846 2854 2870 2878 2886 2992 2910 2918 2926 2934 2934 2950 2958 2950 2956 2974 2950 2956 2974 2988 3006 3014 3038 3038	7 2823 2831 2839 2847 2855 2863 2879 2887 2995 2903 2911 2927 2935 2943 2951 2951 2951 2951 2967 2975 2983 2991 3007 3015 3023 3031 3039 3047
5000 to 5777 Octol)	2560 to 3071 (Decimal)	5000 5010 5020 5030 5050 5060 5060 5070 5100 5130 5140 5140 5140 5140 5140 5210 5240 5240 5240 5240 5240 5240 5240 5340 5340	0 25560 25568 25764 25592 26000 26088 26566 26624 26632 26640 26638 26566 26644 2672 2680 2688 26966 2704 27728 27760 27784 27752 27760 27784 27762 2784	1 2561 2569 2575 2593 2601 2609 2617 2625 2633 2641 2649 2657 2657 2657 2657 2657 2657 2705 2713 2712 2737 2737 2745 2753 2761 2777 2775 2775 2785 2785 2793 2785 2793 2785 2793 2785 2793 2785 2793 2785 2793 2785 2793 2785 2793 2785 2793 2795 2793 2795 2793 2795 2795 2697 2705 2773 2775 2785 278	2 2562 2570 2578 2586 2594 2602 2618 2626 2634 2658 2658 2658 2666 2674 2682 2658 2668 2674 2706 2774 2738 2776 2778 2778 2776 2776	3 25563 25571 2579 2603 2611 2619 2627 2643 2643 2659 26659 26657 26659 26657 26659 26657 26659 26697 2707 2715 2723 2739 2747 2739 2747 2755 2763 2771 2775 2763 2771 2775 2763	4 2564 2572 2580 2596 2604 2612 2620 2628 2660 2668 2660 2668 2660 2668 2660 2668 2700 2708 2716 2774 2774 2774 2774 2774 2774 2774 277	5 2565 2573 2589 2597 2605 2613 2662 2663 2663 2664 2669 2677 2685 2663 2701 2773 2741 2779 2775 2774 2775 2774 2775 2775	6 25566 2574 2582 2590 2598 2604 2612 2632 2638 2646 2652 2662 2662 2662 2662 2662 2662	7 25567 2575 2583 2599 2607 2615 2639 2643 2639 2643 2653 2663 2663 2663 2663 2663 2663 2703 2711 2719 2727 2743 2743 2743 2743 2745 2743 2751		5400 5410 5420 5430 5450 5540 5550 5550 5550 5550 555	0 2816 2824 2832 2840 2848 2856 2864 2864 2904 2912 2920 2928 2936 2936 2944 2950 2968 2974 2950 2968 2974 2950 2968 2974 3000 3008 3016 3022 3040 3040 3040 3040 3046 2956 2956 2956 2956 2957 2956 2956 2956 2957 2957 2956 2957 2956 2956 29577 2957 2957 2957 2957 2957 2957 2957 2957 2957 2957 29	1 2817 2825 2833 2841 2849 2857 2865 2873 2887 2887 2905 2913 2921 2929 2937 2945 2953 2961 2969 2977 2985 2961 2969 2977 2985 2961 2963 2961 2963 2061 2969 2977 2985 2061 2969 2977 2985 2061 2969 2977 2985 2061 2969 2977 2985 2061 2061 2061 2061 2061 2061 2061 2061 2061 2061 2061 2061 2061 2075 2075 2075 2075 2075 2075 2075 2075 2075 2075 2075 2095 2077 2085 2095 2077 2085 2095 2005 2095 2005 2095 200	2 2818 2826 2834 2850 2858 2866 2858 2986 2988 2926 2938 2914 2922 2930 2938 2945 2962 2970 2978 2986 2994 3002 3010 3018 3026 3034 3052	3 2819 2827 2835 2843 2851 2859 2867 2883 2891 2995 2915 2923 2915 2923 2931 2939 2947 2955 3003 3011 3019 3027 3035 3043 3051	4 2820 2828 2836 2844 2852 2860 2868 2892 2900 2908 2916 2924 2932 2940 2948 2956 2994 2954 2954 2954 2954 2954 2954 2954	5 2821 2829 2837 2845 2853 2869 2887 2885 2933 2901 2905 2933 2941 2949 2955 2973 2985 2973 2985 2997 3005 3013 3021 3021 3023 3045 3053	6 2822 2830 2838 2846 2854 2862 2878 2886 2990 2918 2992 2910 2918 2934 2942 2950 2958 2966 2974 2988 3006 3014 3022 3038 3046 3054 2655 205	7 2823 2831 2839 2847 2855 2863 2879 2887 2995 2903 2911 2927 2935 2943 2951 2951 2951 2951 2951 2967 2975 2983 2991 3007 3015 3023 3031 3039 3047 3055

ſ

. ...

		0	1	2	3	4	5	6	7			0	1	2	3	4	5	6	7		
	5000 5010 5020 5030 5040 5050 5060 5060 5070	307: 3080 3090 3104 3112 3120 3128	2 307 308 308 308 308 308 308 309 4 310 2 311 312 312	3 307 1 308 9 309 7 309 5 310 3 311 1 312 9 313	74     30'       32     30'       30     30'       30     30'       30     30'       31     31'       30     31'	75       30'         33       308         91       309         99       310         07       310         15       311         23       312         31       213	76 307 34 308 32 309 00 310 08 310 6 311 24 312 32 313	7 307 35 308 3 309 1 310 9 311 7 311 25 312 3 313	8 3079 6 3087 4 3095 2 3103 0 3111 8 3119 6 3127 4 3135		6400 6410 6420 6430 6440 6450 6460 6470	3328 3336 3344 3352 3360 3360 3366 3376 3384	3 332 3 333 3 334 3 335 3 336 3 336 3 336 3 336 3 338	9 3330 7 3338 5 3340 3 3354 1 3362 9 3370 7 3378 5 3386	0 333 8 333 6 334 4 335 2 336 0 337 8 337 6 338	1 333 9 334 7 334 5 335 3 336 1 337 9 338 7 3388	2 333 0 334 8 3349 6 335 4 336 2 337 0 338 8 3389	3 3334 1 3342 9 3350 7 3358 5 3366 3 3374 1 3382 9 3390	<ul> <li>3335</li> <li>3343</li> <li>3351</li> <li>3359</li> <li>3367</li> <li>3375</li> <li>3383</li> <li>3391</li> </ul>	6000 to 6777 (Octal) Octal 10000	3072 to 3583 (Decimal) Decimal
6 6 6 6 6 6 6 6	100 110 120 130 140 150 160 170	3136 3144 3152 3160 3168 3176 3184 3192	313 314 315 315 316 316 316 317 318 3193	7 313 5 314 3 315 1 316 9 317 5 318 3 319	8 313 6 314 4 315 2 316 0 317 8 317 6 318 4 319	9       314         7       314         5       315         3       316         1       317         9       318         7       318         5       319	0 314 8 314 6 315 4 316 2 317 0 318 8 318 6 319	1 314 9 315 7 315 5 316 3 317 1 318 9 319 7 3198	2 3143 0 3151 8 3159 6 3167 4 3175 2 3183 0 3191 8 3199		6500 6510 6520 6530 6540 6550 6560 6570	3392 3400 3408 3416 3424 3432 3440 3448	3393 3401 3409 3417 3425 3433 3441 3449	3 3394 3402 3410 3418 3418 3426 3434 3442 3450	3395 3403 3411 3419 3419 3427 3435 3427 3435 3443	5 3396 3 3404 3412 3420 3428 3436 3436 3436 3444 3452	5 3397 4 3405 2 3413 3 3421 3 3429 5 3437 4 3445 3 3453	3398 3406 3414 3422 3430 3438 3438 3446 3454	3399 3407 3415 3423 3431 3439 3447 3455	20000 30000 40000 50000 60000 70000	- 8192 - 12288 - 16384 - 20480 - 24576 - 28672
6 6 6 6 6 6 6	200 210 220 230 240 250 260 270	3200 3208 3216 3224 3232 3240 3248 3256	3201 3209 3217 3225 3233 3241 3249 3257	320 321 321 322 322 323 3242 3250 3258	2 320 321 321 321 322 4 323 2 324 325 3 325 3 325	3       320         1       321         9       322         7       322         5       323         3       324         1       325         9       326	4 3205 2 3213 0 3221 8 3225 5 3237 4 3245 2 3253 0 3261	5 3206 3 3214 1 3222 9 3230 7 3238 5 3246 3 3254 1 3262	5 3207 4 3215 2 3223 0 3231 3 3239 5 3247 3 3255 2 3263		6600 6610 6620 6630 6640 6650 6660 6660 6670	3456 3464 3472 3480 3488 3496 3504 3512	3457 3465 3473 3481 3489 3497 3505 3513	3458 3466 3474 3482 3490 3498 3506 3514	3459 3467 3475 3483 3491 3499 3507 3515	3460 3468 3476 3484 3492 3500 3508 3516	3461 3469 3477 3485 3493 3501 3509 3517	3462 3470 3478 3486 3494 3502 3510 3518	3463 3471 3479 3487 3495 3503 3511 3519		
6: 6: 6: 6: 6: 6: 6: 6: 6: 6: 6: 6: 6: 6	100 10 20 30 40 50 60 70	3264 3272 3280 3288 3296 3304 3312 3320	3265 3273 3281 3289 3297 3305 3313 3321	3266 3274 3282 3290 3298 3306 3314 3322	326 3275 3283 3291 3299 3307 3315 3323	7 3268 5 3276 3 3284 1 3292 9 3300 7 3308 5 3316 3 3324	3269 3277 3285 3293 3301 3309 3317 3325	3270 3278 3286 3294 3302 3310 3318 3326	3271 3279 3287 3295 3303 3311 3319 3327		6700 6710 6720 6730 6740 6750 6760 6760 6770	3520 3528 3536 3544 3552 3560 3568 3576	3521 3529 3537 3545 3553 3561 3569 3577	3522 3530 3538 3546 3554 3562 3570 3578	3523 3531 3539 3547 3555 3563 3571 3579	3524 3532 3540 3548 3556 3564 3572 3580	3525 3533 3541 3549 3557 3565 3573 3581	3526 3534 3542 3550 3558 3566 3574 3582	3527 3535 3543 3551 3559 3567 3575 3583		
	Ī	0	1	2	3	4	5	6	7		ſ	0	1	2	3	4	5	6	7		
700 702 703 704 704 704 704 704	00 3 0 3 20 3 30 3 10 3 50 3 50 3 70 3	584 592 600 608 616 624 632 640	3585 3593 3601 3609 3617 3625 3633 3641	3586 3594 3602 3610 3618 3626 3634 3642	3587 3595 3603 3611 3619 3627 3635 3643	3588 3596 3604 3612 3620 3628 3636 3644	3589 3597 3605 3613 3621 3629 3637 3645	3590 3598 3606 3614 3622 3630 3638 3646	3591 3599 3607 3615 3623 3631 3639 3647		7400 7410 7420 7430 7440 7450 7460 7470	3840 3848 3856 3864 3872 3880 3888 3896	3841 3849 3857 3865 3873 3881 3889 3897	3842 3850 3858 3866 3874 3882 3890 3898	3843 3851 3859 3867 3875 3883 3891 3899	3844 3852 3860 3868 3876 3884 3892 3900	3845 3853 3861 3869 3877 3885 3893 3901	3846 3854 3862 3870 3878 3886 3894 3902	3847 3855 3863 3871 3879 3887 3895 3903	7000 to 7777 (Octal)	3584 to 4095 (Decimal)
710 711 712 712 714 715 716 716	0 3 0 3 0 3 0 3 0 3 0 3 0 3 0 3	648 656 664 672 680 688 696 704	3649 3657 3665 3673 3681 3689 3697 3705	3650 3658 3666 3674 3682 3690 3698 3706	3651 3659 3667 3675 3683 3691 3699 3707	3652 3660 3668 3676 3684 3692 3700 3708	3653 3661 3669 3677 3685 3693 3701 3709	3654 3662 3670 3678 3686 3694 3702 3710	3655 3663 3671 3679 3687 3695 3703 3711	7 7 7 7 7 7 7 7 7	500 510 520 530 540 550 560 570	3904 3912 3920 3928 3936 3944 3952 3960	3905 3913 3921 3929 3937 3945 3953 3961	3906 3914 3922 3930 3938 3946 3954 3962	3907 3915 3923 3931 3939 3947 3955 3963	3908 3916 3924 3932 3940 3948 3956 3964	3909 3917 3925 3933 3941 3949 3957 3965	3910 3918 3926 3934 3942 3950 3958 3966	3911 3919 3927 3935 3943 3951 3959 3967		
720 721 722 723 724 725 726 727	0 3' 0 3' 0 3' 0 3' 0 3' 0 3' 0 3' 0 3'	712 720 728 736 744 752 760 768	3713 3721 3729 3737 3745 3753 3761 3769	3714 3722 3730 3738 3746 3754 3752 3770	3715 3723 3731 37 <b>39</b> 3747 3755 3763 3771	3716 3724 3732 3740 3748 3756 3764 3772	3717 3725 3733 3741 3749 3757 3765 3773	3718 3726 3734 3742 3750 3758 3766 3774	3719 3727 3735 3743 3751 3759 3767 3775	7 7 7 7 7 7 7 7 7	600 610 620 630 640 650 650 660 670	3968 3976 3984 3992 4000 4008 4016 4024	3969 3977 3985 3993 4001 4009 4017 4025	3970 3978 3986 3994 4002 4010 4018 4026	3971 3979 3987 3995 4003 4011 4019 4027	3972 3980 3988 3996 4004 4012 4020 4028	3973 3981 3989 3997 4005 4013 4021 4029	3974 3982 3990 3998 4006 4014 4022 4030	3975 3983 3991 3999 4007 4015 4023 4031		
730 731 732 733 734 735 736	0 37 0 37 0 37 0 38 0 38 0 38 0 38	76 3 92 3 90 3 108 3 16 3 24 3 32 3	8777 8785 8793 8801 8809 8817 8825 8833	3778 3786 3794 3802 3810 3818 3826 3834	3779 3787 3795 3803 3811 3819 3827 3835	3780 3788 3796 3804 3812 3820 3828 3836	3781 3789 3797 3805 3813 3821 3829 3837	3782 3790 3798 3806 3814 3822 3830 3838	3783 3791 3799 3807 3815 3823 3831 3839	7' 7' 7' 7' 7' 7' 7'	700 4 710 4 720 4 730 4 740 4 750 4 760 4 760 4	1032 1040 1048 1056 1064 1072 1080	4033 4041 4049 4057 4065 4073 4081 4089	4034 4042 4050 4058 4066 4074 4082 4090	4035 4043 4051 4059 4067 4075 4083 4091	4036 4044 4052 4060 4068 4076 4084 4092	4037 4045 4053 4061 4069 4077 4085 4093	4038 4046 4054 4062 4070 4078 4086 4094	4039 4047 4055 4063 4071 4079 4087 4095		

D-4

APPENDIX E OCTAL-DECIMAL FRACTION CONVERSION TABLE

5

para.

\_\_\_\_\_

1

ſ

(

# **Octal-Decimal Fraction Conversion Table**

-

gentro I I I

-

ľ

-

-

OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.
. 000	.000000	. 100	. 125000	, 200	. 250000	, 300	.375000
.001	.001953	. 101	.126953	. 201	. 251953	. 301	. 376953
.002	.003906	. 102	. 128906	. 202	253906	. 302	.378906
.003	.005859	. 103	. 130859	. 203	. 255859	. 303	. 380859
.004	.007812	. 104	. 132812	. 204	.257812	. 304	.382812
.005	.009765	. 105	. 134765	. 205	. 259765	. 305	. 384765
.006	.011718	. 106	. 136718	. 206	261718	.306	386718
.007	.013671	. 107	138671	207	263671	307	388671
010	015625	110	140025	210		210	2000011
011	017578	111	140023	.210	. 203023	.310	.350623
012	019531	112	144521	.211	201310	.311	204521
013	021494	.112	144001	.212	. 209031	.312	206404
014	023437	114	140407	.213	.2/1404	. 313	200404
015	025200	, 114	150200	.214	. 275300	. 314	. 3 3 6 4 3 1
.015	020000	. 115	150390	.215	. 275390	.315	.400390
.010	.021343	.110	.152343	.216	. 21/343	.310	.402343
.017	.029296		.154296	.217	. 279296	.317	.404296
.020	.031250	.120	.156250	. 220	.281250	.320	.406250
.021	.033203	. 121	.158203	. 221	. 283203	.321	.408203
.022	.035156	. 122	.160156	. 222	,285156	. 322	.410156
.023	.037109	. 123	.162109	. 223	.287109	. 323	. 412109
.024	.039062	. 124	.164062	. 224	.289062	. 324	.414062
.025	.041015	. 125	.166015	. 225	.291015	. 325	.416015
.026	.042968	. 126	.167968	. 226	.292968	. 326	.417968
.027	.044921	. 127	.169921	. 227	. 294921	. 327	.419921
.030	.046875	. 130	.171875	. 230	. 296875	. 330	.421875
.031	.048828	. 131	.173828	.231	.298828	. 331	.423828
.032	.050781	. 132	.175781	. 232	.300781	. 332	.425781
.033	,052734	, 133	. 177734	. 233	.302734	. 333	.427734
.034	.054687	. 134	.179687	. 234	. 304687	.334	.429687
.035	.056640	. 135	.181640	. 235	.306640	.335	.431640
.036	.058593	. 136	.183593	. 236	.308593	. 336	.433593
.037	.060546	. 137	.185546	. 237	.310546	. 337	.435546
.040	.062500	. 140	.187500	. 240	.312500	.340	.437500
.041	.064453	. 141	.189453	.241	,314453	.341	.439453
.042	.066406	. 142	.191406	. 242	.316406	. 342	.441406
.043	.068359	. 143	. 193359	. 243	.318359	. 343	.443359
.044	.070312	. 144	. 195312	. 244	. 320312	. 344	.445312
.045	.072265	. 145	.197265	. 245	.322265	. 345	.447265
.046	.074218	. 146	.199218	.246	.324218	. 346	.449218
.047	.076171	. 147	.201171	. 247	.326171	. 347	.451171
.050	.078125	.150	.203125	. 250	.328125	. 350	.453125
.051	.080078	. 151	.205078	. 251	.330078	. 351	.455078
.052	.082031	. 152	. 207031	. 252	.332031	. 352	.457031
.053	.083984	. 153	. 208984	. 253	.333984	. 353	.458984
.054	.085937	. 154	.210937	. 254	.335937	. 354	.460937
.055	.087890	. 155	.212890	. 255	.337890	. 355	.462890
.056	.089843	. 156	.214843	.256	.339843	. 356	.464843
,057	.091796	. 157	.216796	. 257	.341796	. 357	.466796
.060	. 093750	. 160	. 218750	. 260	.343750	. 360	.468750
.061	.095703	. 161	. 220703	. 261	.345703	.361	. 470703
.062	.097656	. 162	. 222656	. 262	.347656	.362	.472656
. 063	099609	. 163	. 224609	. 263	.349609	. 363	.474609
.064	.101562	. 164	. 226562	. 264	.351562	. 364	.476562
.065	,103515	. 165	. 228515	. 265	.353515	. 365	.478515
,066	. 105468	. 166	.230468	. 266	.355468	. 366	.480468
.067	. 107421	. 167	. 232421	. 267	.357421	. 367	.482421
070	109375	170	234375	. 270	. 359375	. 370	484375
.071	. 111328	. 171	236328	.271	.361328	.371	486328
. 072	. 113281	. 172	238281	.272	.363281	.372	488281
.073	115234	173	. 240234	. 273	. 365234	.373	490234
. 074	. 117187	. 174	.242187	. 274	.367187	.374	. 492187
075	119140	175	. 244140	275	.369140	.375	494140
076	121093	176	. 246093	. 276	371093	.376	496093
.077	. 123046	. 177	. 248046	.277	. 373046	.377	498046
	••	1					
						l	

E-1

-

### **Octal-Decimal Fraction Conversion Table**

		-					
OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.
. 000000	. 000000	. 000100	.000244	. 000200	. 000488	. 000300	.000732
.000001	. 000003	.000101	.000247	.000201	.000492	.000301	.000736
.000002	.000007	.000102	.000251	.000202	.000495	.000302	.000740
.000003	.000011	.000103	.000255	.000203	.000499	.000303	.000743
.000004	.000015	.000104	.000259	.000204	.000503	.000304	.000747
.000005	.000019	.000105	.000263	.000205	.000507	.000305	.000751
.000006	.000022	.000106	.000267	.000206	.000511	.000306	.000755
.000007	.000026	.000107	.000270	.000207	.000514	.000307	.000759
. 000010	. 000030	.000110	.000274	.000210	.000518	.000310	.000762
.000011	.000034	.000111	.000278	.000211	.000522	.000311	.000766
.000012	.000038	.000112	.000282	.000212	.000526	.000312	.000770
.000013	.000041	.000113	.000286	.000213	.000530	.000313	.000774
.000014	000045	.000114	.000289	.000214	.000534	.000314	.000778
.000015	. 000049	.000115	.000293	.000215	.000537	.000315	.000782
.000016	.000053	.000116	.000297	.000216	.000541	.000316	.000785
.000017	.000057	.000117	.000301	.000217	.000545	.000317	.000789
000020	000061	000120	000305	000220	000549	.000320	.000793
000021	000064	000121	.000308	.000221	. 000553	.000321	.000797
000022	000068	000122	000312	000222	.000556	.000322	.000801
000023	000072	000123	.000316	.000223	. 000560	.000323	.000805
.000020	000076	000124	.000320	. 000224	.000564	.000324	.000808
000024	000010	000125	000324	.000225	.000568	.000325	.000812
000020	000083	000126	.000328	. 000226	,000572	,000326	.000816
.000027	.000087	000127	.000331	.000227	.000576	.000327	.000820
.000021	.000001	000120	000335	000230	000579	000330	000823
.000030	000091	000130	000339	000231	000583	000331	.000827
000031	0000000	000132	000343	000232	000587	.000332	.000831
.000032	.000033	000132	000347	000233	000591	000333	000835
000033	000102	000134	000350	000234	000595	000334	.000839
000034	000110	000135	000354	000235	000598	000335	.000843
000036	000114	000136	.000358	.000236	.000602	.000336	.000846
000037	000118	.000137	.000362	.000237	000606	.000337	.000850
000040	000122	000140	000366	000240	000610	000340	000854
000040	000125	000141	000370	000241	000614	.000341	.000858
000042	000129	000142	.000373	000242	.000617	.000342	.000862
000043	.000133	.000143	.000377	. 000243	000621	.000343	.000865
.000044	.000137	.000144	.000381	.000244	.000625	.000344	.000869
.000045	.000141	.000145	.000385	.000245	.000629	.000345	.000873
.000046	.000144	.000146	.000389	.000246	.000633	.000346	.000877
.000047	.000148	.000147	.000392	.000247	.000637	.000347	.000881
. 000050	.000152	.000150	.000396	.000250	.000640	.000350	.000885
.000051	.000156	.000151	.000400	.000251	.000644	.000351	.000888
.000052	.000160	.000152	.000404	.000252	.000648	.000352	.000892
.000053	.000164	.000153	.000408	.000253	.000652	.000353	.000896
.000054	.000167	.000154	.000411	.000254	.000656	.000354	.000900
.000055	.000171	.000155	.000415	.000255	.000659	.000355	.000904
.000056	.000175	.000156	.000419	.000256	.000663	.000356	.000907
.000057	.000179	.000157	.000423	.000257	.000667	.000357	.000911
.000060	.000183	.000160	.000427	.000260	.000671	.000360	.000915
.000061	.000186	.000161	.000431	.000261	.000675	.000361	.000919
.000062	.000190	.000162	.000434	.000262	.000679	.000362	.000923
.000063	.000194	.000163	,000438	.000263	.000682	.000363	.000926
.000064	.000198	.000164	.000442	.000264	.000686	.000364	.000930
.000065	.000202	.000165	.000446	.000265	.000690	.000365	.000934
.000066	.000205	.000166	.000450	. 000266	.000694	.000366	.000938
.000067	.000209	.000167	.000453	.000267	.000698	.000367	.000942
.000070	.000213	.000170	.000457	.000270	.000701	.000370	.000946
.000071	.000217	.000171	.000461	.000271	.000705	.000371	.000949
.000072	.000221	.000172	.000465	.000272	.000709	.000372	.000953
.000073	.000225	.000173	.000469	.000273	.000713	.000373	.000957
.000074	.000228	.000174	.000473	.000274	.000717	.000374	.000961
.000075	.000232	.000175	.000476	.000275	.000720	.000375	.000965
.000076	.000236	.000176	.000480	.000276	.000724	.000376	.000968
.000077	.000240	.000177	.000484	. 000277	.000728	.000377	.000972
		1		1			

E-2

## Octal-Decimal Fraction Conversion Table

-

-

OCTAL DEC.	OCTAL DEC.	OCTAL DEC.	OCTAL DEC.
.000400 .000976	.000500 .001220	.000600 .001464	.000700 .001708
.000401 .000980	.000501 .001224	.000601 .001468	.000701 .001712
.000402 .000984	.000502 .001228	.000602 .001472	.000702 .001716
.000403 .000988	.000503 .001232	.000603 .001476	.000703 .001720
.000404 .000991	.000504 .001235	.000604 .001480	.000704 .001724
.000405 .000995	.000505 .001239	.000605 .001483	.000705 .001728
.000406 .000999	.000506 .001243	.000606 .001487	.000706 .001731
.000407 .001003	.000507 .001247	.000607 .001491	.000707 .001735
.000410 .001007	000510 001251	000610 001495	000710 001739
.000411 .001010	000511 001255	000611 001499	000711 001743
.000412 .001014	000512 001258	000612 001502	000712 001747
.000413 .001018	.000513 001262	000613 001506	000713 001750
.000414 .001022	000514 001265	000614 001510	000714 001754
.000415 .001026	000515 001270	000615 001514	000715 001758
.000416 .001029	.000516 001274	000616 001518	000716 001762
.000417 .001033	.000517 .001277	000617 001522	000717 001766
000420 001027	000500 001001		
.000420 .001037	.000520 .001281	.000620 .001525	.000720 .001770
000422 001041	000522 001285	.000622 .001529	
000423 001045	000523 001289	. 000622 .001533	.000722 .001777
.000424 001052	000524 001293		.000723 .001781
.000425 001052	000525 001200	000625 001541	000725 001780
.000426 001060	000526 001304	000626 001544	000726 001709
.000427 .001064	.000527 001308	000627 001552	000720 001732
000430 001069	000530 001313	000620 001552	000720 001900
000431 001071	000531 001312	.000630 .001556	.000730 .001800
.000432 001075	000532 001319	000632 001564	000732 001804
.000433 .001079	000533 001323	000633 001567	000733 001811
.000434 .001083	.000534 .001327	.000634 .001571	000734 001815
.000435 .001087	.000535 .001331	.000635 .001575	.000735 .001819
.000436 .001091	.000536 .001335	.000636 .001579	.000736 .001823
.000437 .001094	.000537 .001338	.000637 .001583	.000737 .001827
.000440 .001098	.000540 .001342	000640 001586	.000740 .001831
.000441 .001102	.000541 .001346	.000641 .001590	.000741 .001834
.000442 .001106	.000542 .001350	.000642 .001594	.000742 .001838
.000443 .001110	.000543 .001354	.000643 .001598	.000743 .001842
.000444 .001113	.000544 .001358	.000644 .001602	.000744 .001846
.000445 .001117	.000545 .001361	.000645 .001605	.000745 .001850
.000446 .001121	.000546 .001365	.000646 .001609	.000746 .001853
,000447 .001125	.000547 .001369	.000647 .001613	.000747 .001857
.000450 .001129	.000550 .001373	.000650 .001617	.000750 .001861
.000451 .001132	.000551 .001377	.000651 .001621	.000751 .001865
.000452 .001136	.000552 .001380	.000652 .001625	.000752 .001869
.000453 .001140	.000553 .001384	.000653 .001628	.000753 .001873
.000454 .001144	.000554 .001388	.000654 .001632	.000754 .001876
.000455 .001148	.000555 .001392	.000655 .001636	.000755 .001880
.000456 .001152	.000556 .001396	.000656 .001640	
.000457 .001155	.000557 .001399	.000657 .001644	.000757 .001888
.000460 .001159	.000560 .001403	.000660 .001647	
.000461 .001163	.000561 .001407	.000661 .001651	
.000462 .001167	.000562 .001411	.000662 .001655	.000762 .001899
.000463 .001171		.000664 .001659	000764 001903
000465 001179	000565 001499		000765 001911
000466 001199	000566 001422	000666 001670	000766 001914
000467 001186	000567 001420	000667 001674	.000767 .001918
000470 001100	000570 001434	000670 001679	000770 001922
000470 001190	000571 001434	000671 001692	.000771 001926
000472 001194	000572 001438	000672 001686	.000772 001930
000473 001201	000573 001445	000673 001689	.000773 001934
000474 001201	.000574 001449	.000674 .001693	.000774 .001937
.000475 .001209	.000575 .001453	.000675 .001697	.000775 .001941
.000476 .001213	.000576 .001457	.000676 .001701	.000776 .001945
.000477 .001216	.000577 .001461	.000677 .001705	.000777 .001949
	-		

E-3

APPENDIX F DATA 260 INSTRUCTIONS (ALPHABETICAL ORDER)

5

### APPENDIX F DATA 620 INSTRUCTIONS (ALPHABETICAL ORDER)

-

possible (

-

-

\_\_\_\_\_

and the second s

(

1

ADD120000Add to A Register12yes3-10ADDI006120Add to A Register Immediate22no3-54ANA150000AND to A Register Immediate22no3-54ANAI006150AND to A Register12yes3-13ANAI006150AND to A Register12yes3-13AØFA005511Add OF to A Register11no3-26AØFS005522Add OF to B Register11no3-26AØFX005544Add OF to X Register11no3-26ASLA004200+nArithmetic Shift Left A n places11+.25n no3-19ASLB004000+nArithmetic Shift Left B n places11+.25n no3-19ASRA004300+nArithmetic Shift Right A n places11+.25n no3-19ASRB004100+nArithmetic Shift Right B n places11+.25n no3-19CIA102500Clear and Input to A Register12no4-7CIB102600Clear and Input to B Register12no4-9CPA005211Complement A Register11no3-24	Mnemonic	Octal	Description	Wds/Inst	Time Cycles	Indirect Address	Page
ADDI006120Add to A Register Immediate22no3-54ANA150000AND to A Register12yes3-13ANAI006150AND to A Register Immediate22no3-56AØFA005511Add OF to A Register11no3-27AØFB005522Add OF to B Register11no3-28AØFX005544Add OF to X Register11no3-26AØFX004200+nArithmetic Shift Left A n places11+.25n no3-19ASLB004000+nArithmetic Shift Left B n places11+.25n no3-19ASRA004300+nArithmetic Shift Right A n places11+.25n no3-19ASRB004100+nArithmetic Shift Right B n places11+.25n no3-19CIA102500Clear and Input to A Register12no4-7CIB102600Clear and Input to B Register12no4-9CPA005211Complement A Register11no3-24	ADD	120000	Add to A Register	1	2	yes	3-10
ANA150000AND to A Register12yes3-13ANAI006150AND to A Register Immediate22no3-58AØFA005511Add OF to A Register11no3-27AØFB005522Add OF to B Register11no3-28AØFX005544Add OF to X Register11no3-28AØFX004200+nArithmetic Shift Left A n places11+.25n no3-19ASLB004000+nArithmetic Shift Left B n places11+.25n no3-20ASRA004300+nArithmetic Shift Right A n places11+.25n no3-19ASRB004100+nArithmetic Shift Right B n places11+.25n no3-19CIA102500Clear and Input to A Register12no4-7CIB102600Clear and Input to B Register12no4-9CPA005211Complement A Register11no3-24	ADDI	006120	Add to A Register Immediate	2	2	no	3-54
ANAI006150AND to A Register Immediate22no3-58AØFA005511Add OF to A Register11no3-27AØFB005522Add OF to B Register11no3-28AØFX005544Add OF to X Register11no3-28AØFX004200+nArithmetic Shift Left A n places11+.25n no3-19ASLB004000+nArithmetic Shift Left B n places11+.25n no3-20ASRA004300+nArithmetic Shift Right A n places11+.25n no3-19ASRB004100+nArithmetic Shift Right B n places11+.25n no3-19CIA102500Clear and Input to A Register12no4-7CIB102600Clear and Input to B Register12no4-9CPA005211Complement A Register11no3-24	ANA	150000	AND to A Register	1	2	yes	3-13
AØFA005511Add OF to A Register11no3-27AØFB005522Add OF to B Register11no3-28AØFX005544Add OF to X Register11no3-28ASLA004200+nArithmetic Shift Left A n places11+.25n no3-19ASLB004000+nArithmetic Shift Left B n places11+.25n no3-20ASRA004300+nArithmetic Shift Right A n places11+.25n no3-19ASRB004100+nArithmetic Shift Right B n places11+.25n no3-19CIA102500Clear and Input to A Register12no4-7CIB102600Clear and Input to B Register12no4-9CPA005211Complement A Register11no3-24	ANAI	006150	AND to A Register Immediate	2	2	no	3-58
AØFB005522Add OF to B Register11no3-28AØFX005544Add OF to X Register11no3-28ASLA004200+nArithmetic Shift Left A n places11+.25n no3-19ASLB004000+nArithmetic Shift Left B n places11+.25n no3-20ASRA004300+nArithmetic Shift Right A n places11+.25n no3-19ASRB004100+nArithmetic Shift Right B n places11+.25n no3-19CIA102500Clear and Input to A Register12no4-7CIB102600Clear and Input to B Register12no4-9CPA005211Complement A Register11no3-24	AØFA	005511	Add OF to A Register	1	1	no	3-27
AØFX005544Add OF to X Register11no3-26ASLA004200+nArithmetic Shift Left A n places11+.25n no3-19ASLB004000+nArithmetic Shift Left B n places11+.25n no3-20ASRA004300+nArithmetic Shift Right A n places11+.25n no3-19ASRB004100+nArithmetic Shift Right B n places11+.25n no3-19CIA102500Clear and Input to A Register12no4-7CIB102600Clear and Input to B Register12no4-9CPA005211Complement A Register11no3-24	AØFB	005522	Add OF to B Register	1	1	no	3-28
ASLA004200+nArithmetic Shift Left A n places11+.25n no3-19ASLB004000+nArithmetic Shift Left B n places11+.25n no3-20ASRA004300+nArithmetic Shift Right A n places11+.25n no3-19ASRB004100+nArithmetic Shift Right B n places11+.25n no3-19CIA102500Clear and Input to A Register12no4-7CIB102600Clear and Input to B Register12no4-9CPA005211Complement A Register11no3-24	AØFX	005544	Add OF to X Register	1	1	no	3-28
ASLB004000+nArithmetic Shift Left B n places11+.25n no3-20ASRA004300+nArithmetic Shift Right A n places11+.25n no3-19ASRB004100+nArithmetic Shift Right B n places11+.25n no3-19CIA102500Clear and Input to A Register12no4-7CIB102600Clear and Input to B Register12no4-9CPA005211Complement A Register11no3-24	ASLA	004200+n	Arithmetic Shift Left A n places	1	1+.25r	no	3-19
ASRA004300+nArithmetic Shift Right A n places11+.25n no3-19ASRB004100+nArithmetic Shift Right B n places11+.25n no3-19CIA102500Clear and Input to A Register12no4-7CIB102600Clear and Input to B Register12no4-9CPA005211Complement A Register11no3-24	ASLB	004000+n	Arithmetic Shift Left B n places	1	1+.25r	no	3-20
ASRB004100+nArithmetic Shift Right B n places11+.25n no3-19CIA102500Clear and Input to A Register12no4-7CIB102600Clear and Input to B Register12no4-9CPA005211Complement A Register11no3-24	ASRA	004300+n	Arithmetic Shift Right A n places	1	1+.25r	no	3-19
CIA         102500         Clear and Input to A Register         1         2         no         4-7           CIB         102600         Clear and Input to B Register         1         2         no         4-9           CPA         005211         Complement A Register         1         1         no         3-24	ASRB	004100+n	Arithmetic Shift Right B n places	1	1+.25r	no	3-19
CIB102600Clear and Input to B Register12no4-9CPA005211Complement A Register11no3-24	CIA	102500	Clear and Input to A Register	1	2	no	4-7
CPA 005211 Complement A Register 1 1 no 3-24	CIB	102600	Clear and Input to B Register	1	2	no	4-9
	CPA	005211	Complement A Register	1	1	no	3-24
CPB 005222 Complement B Register 1 1 no 3-24	CPB	005222	Complement B Register	1	1	no	3-24
CPX 005244 Complement X Register 1 1 no 3-24	CPX	005244	Complement X Register	1	1	no	3-24
DAR 005311 Decrement A Register 1 1 no 3-23	DAR	005311	Decrement A Register	1	1	no	3-23
DBR 005322 Decrement B Register 1 1 no 3-23	DBR	005322	Decrement B Register	1	1	no	3-23
DIV* 170000 Divide AB Register 16-bit 1 10-14 yes 3-1	DIV*	170000	Divide AB Register 16-bit	1	10-14	yes	3-11
18-bit 1 11-16			18-bit	1	11-16	,	
DIVI* 006170 Divide AB Register Immediate 16-bit 2 10-14 no 3-55	DIVI*	006170	Divide AB Register Immediate 16-bit	2	10-14	no	3-55
18-bit 11-16			18-bit		11-16		
DXR 005344 Decrement X Register 1 1 no 3-23	DXR	005344	Decrement X Register	1	1	no	3-23
ERA 130000 Exclusive OR to A Register 1 2 yes 3-12	ERA	130000	Exclusive OR to A Register	1	2	yes	3-12
ERAI 006130 Exclusive OR to A Register Immediate 2 2 no 3-50	ERAI	006130	Exclusive OR to A Register Immediate	2	2	no	3-56
EXC 100000 External Control Function 1 1 no 4-5	EXC	100000	External Control Function	1	1	no	4-5
HLT 000000 Halt 1 1 no 3-14	HLT	000000	Halt	1	1	no	3-14
IAR 005111 Increment A Register 1 1 no 3-2	IAR	005111	Increment A Register	1	1	no	3-22
IBR 005122 Increment B Register 1 1 no 3-2	IBR	005122	Increment B Register	1	1	no	3-22
IME 102000 Input to Memory 2 3 no 4-1	IME	102000	Input to Memory	2	3	no	4-10
INA 102100 Input to A Register 1 2 no 4-9	INA	102100	Input to A Register	1	2	no	4-9
INB 102100 Input to B Register 1 2 no 4-1	INB	102100	Input to B Register	1	2	no	4-10
INR 040000 Increment and Replace 1 3 yes 3-7	INR	040000	Increment and Replace	1	3	yes	3-7
INRI 006040 Increment and Replace Immediate 2 3 no 3-5	INRI	006040	Increment and Replace Immediate	2	3	no	3-56
IXR 005144 Increment X Register 1 1 no 3-2	IXR	005144	Increment X Register	1	1	no	3-22
JAN 001004 Jump if A Register NEGATIVE 2 2 yes 3-3	JAN	001004	Jump if A Register NEGATIVE	2	2	yes	3-33
JANM 002004 Jump and mark if A Register NEGATIVE 2 2-3 yes 3-3	JANM	002004	Jump and mark if A Register NEGATIVI	E 2	2-3	yes	3-37
JAP 001002 Jump if A Register POSITIVE 2 2 yes 3-3	JAP	001002	Jump if A Register POSITIVE	2	2	yes	3-31
JAPM 002002 Jump and Mark if A Register POSITIVE 2 2-3 yes 3-3	JAPM	002002	Jump and Mark if A Register POSITIVE	2	2-3	yes	3-37
JAZ 001010 Jump if A Register ZERO 2 2 yes 3-3	JAZ	001010	Jump if A Register ZERO	2	2	yes	3-33
JAZM 002010 Jump and Mark if A Register 2 2–3 yes 3–3	JAZM	002010	Jump and Mark if A Register	2	2-3	yes	3-38
JBZ 001020 Jump if B Registers ZERO 2 2 yes 3-3	JBZ	001020	Jump if B Registers ZERO	2	2	yes	3–33

				Time	Indirect	
Mnemonic	Octal	Description	Wds/Inst	Cycles	Address	Page
IB7M	002020	lump and Mark if B Register ZERO	2	2-3	ves	3-38
IMP	001000		2	2	ves	3-31
ΙΛΛΡΛΛ	002000	Jump and Mark if UNCONDITIONALLY	2	3	ves	3-35
IØF	001001	Jump if Overflow ON	2	2	ves	3-31
IQEW	002001	Jump and Mark if Overflow ON	2	3	ves	3-35
1516	002100	Jump and Mark if Sense Switch LLON	2	2-3	ves	3-39
152M	002200	Jump and Mark if Sense Switch L 2 ON	2	2-3	ves	3-39
153M	002400	Jump and Mark if Sense Switch 3 ON	2	2-3	ves	3-39
1221	001100	Jump if Sense Switch I ON	2	2	ves	3-34
1552	001200	Jump if Sense Switch 2 ON	2	2	ves	3-34
1663	001200	Jump if Sense Switch 3 ON	2	2	Ves	3-35
1222	001040	Jump X Register ZERO	2	2	ves	3-34
	001040	Jump and Mark X Projector ZEPO	2	203	Ves	3_38
	002040	Joinp and Mark A Register ZERO	2	200 1 ± 50m	yes	3-20
	004400+n	Long Arithmetic Shift Leit n places	1	1 + .30n	no no	3-20
LASK	004500+n	Long Arithmetic Shift Right h places	1	າ + . 50n	no	2 2
LDA	010000	Load A Register	1	2	yes	3-Z
LDAE	006010	Load A Register Extended	2	3	yes	3-45
LDAI	006010	Load A Register Immediate	2	2	no	3-52
LDB	020000	Load B Register		2	yes	3-0
LDBE	006020	Load B Register Extended	2	3	yes	3-46
LDBI	006020	Load B Register Immediate	2	2	no	3-53
LDX	030000	Load X Register	1	2	yes	3-6
LDXE	006030	Load X Register Extended	2	3	yes	3-46
LDXI	006030	Load X Register Immediate	2	2	no	3-53
LLRL	00444+n	Long Logical Rotate Left n places	1	1 + .50n	no	3-18
LLSR	004540+n	Long Logical Rotate Left n places	1	1 + .50n	no	3-18
LRLA	004240+n	Logical Rotate Left A n places	1	1 + .25n	no	3-17
LRLB	004040+n	Logical Rotate Left B n places	1	1 + .25n	no	3-18
LSRA	004340+n	Logical Shift Right A n places	1	1 + .25n	no	3-17
LSRB	004140+n	Logical Shift Right B n places	1	1 + .25n	no	3-17
MUL*	160000	Multiply B Register 16-Bit	1	10	yes	3-11
		18-Bit		11	-	3-11
MULI*	006160	Multiply B Register Immediate 16-Bit	2	10	no	3-62
		18-Bit		14		3-55
NØP	00500	No Operation	1	1	no	3-14
ØAR	103100	Output from A Register	1	2	no	4-10
ØBR	103200	Output from B Register	1	2	no	4-12
ØME	103000	Output from Memory	2	3	no	4-12
Ø RA	110000	Inclusive OR to A Register	. 1	2	ves	3-12
Ø PAI	006110	Inclusive $OR$ to $A$ Register Immediate	2	2	no	3-57
PAE	007400	Reset Overflow	1	1	no	3-15
SCAE	007114	Salactive Compare & Equal	2	2	ves	3-52
SCAL	101000	Serective Compare A Equal	2	2 25	no	4-7
	007100	Solective Load & Register	2	2	ves	3-47
3LA"	007100	Solactive Load & Complement	2	2	Ves	3-50
SLAC"	007401	Set Overflow	2	1	y 03	3-15
SWF	00/401	Ser Overnow	1	1	no	3_28
SUFA	005711	Subtract OFLO from A Register	1	1	no	3_28
SMER	005/22	SUBTRACT OFLO FROM B REGISTER	1	1	10	0-20
				Time	Indirect	
----------	--------	------------------------------------	----------	--------	----------	------
Mnemonic	Octal	Description	Wds/Inst	Cycles	Address	Page
SØFX	005744	Subtract OFLO from X Register	1	1	no	3-29
SSA*	007111	Selective Store A Register	2	2	ves	3-50
SSAC*	007113	Selective Store A Complement	2	2	ves	3-51
STA	050000	Store A Register	1	2	yes	3-6
STAE	006050	Store A Register Extended	2	3	yes	3-46
STAI	006050	Store A Register Immediate	2	2	no	3-53
STB	060000	Store B Register	1	2	yes	3-7
STBI	006060	Store B Register Immediate	2	2	no	3-54
STX	070000	Store X Register	1	2	yes	3-7
STX 1	006070	Store X Register Immediate	2	2	no	3-60
SUB	140000	Subtract from A Register	1	2	yes	3-10
SUBI	006140	Subtract from A Register Immediate	2	2	no	3-55
ТАВ	005012	Transfer A to B Register	1	1	no	3-25
TAX	005014	Transfer A to X Register	1	1	no	3-25
TBA	005021	Transfer B to A Register	1	1	no	3-25
ТВХ	005024	Transfer B to X Register	1	1	no	3-26
TXA	005041	Transfer X to A Register	1	1	no	3-26
ТХВ	005042	Transfer X to B Register	1	1	no	3-26
TZA	005001	Transfer Zero to A Register	1	1	no	3-27
TZB	005002	Transfer Zero to B Register	1	1	no	3-27
TZX	005004	Transfer Zero to X Register	1	1	no	3-27
XAN	003004	Execute A Register Negative	2	2	yes	3-41
XAP	003002	Execute A Register Positive	2	2	yes	3-41
XAZ	003010	Execute A Register Zero	2	2	yes	3-43
XBZ	003020	Execute B Register Zero	2	2	yes	3-43
XEC	003000	Execute UNCONDITIONALLY	2	2	yes	3-41
XØF	003001	Execute Overflow SET	2	2	yes	3-41
XS1	003100	Execute Sense Switch   Set	2	2	yes	3-44
XS2	003200	Execute Sense Switch 2 SET	2	2	yes	3-44
XS3	003400	Execute Sense Switch 3 SET	2	2	yes	3-44
XXZ	003040	Execute X Register Zero	2	2	yes	3-43

 $\left( \right)$ 

-

[

-

[

-

1

APPENDIX G DATA 620 INSTRUCTIONS (BY TYPE)

-

decland,

-

petrong

gantend,

## TABLE G-1 SINGLE-WORD ADDRESSED INSTRUCTIONS

## TABLE G-1(a) LOAD/STORE INSTRUCTION GROUP

OP	CODE		TIMING
OCTAL	MNEMONIC	INSTRUCTION	(CYCLES)
01 02	LDA LDB	Load A Register Load B Register	2 2
03 05 06	LDX STA STB	Load X Register Store A Register Store B Register	2 2 2
07	STX	Store X Register	2

#### TABLE G-1(b) ARITHMETIC INSTRUCTION GROUP

OP	CODE	INSTRUCTION	TIMING
OCTAL	MNEMONIC		(CYCLES)
04 12 14 16 17	INR ADD SUB MUL(*) DIV(*)	Increment and Replace Add Memory to A Subtract Memory from A Multiply 16-bit 18-bit Divide 16-bit 18-bit	3 2 2 10 11 10-14 11-15

\* Optional Instructions

\_\_\_\_\_

and the second s

## TABLE G-1(c) LOGICAL INSTRUCTION GROUP

F				
$\vdash$	OCIAL			
	11 13	ØRA FRA	Inclusive OR, Memory and A	2
	15	ANA	AND Memory and A	2

TABLE G-1(d) ADDRESSING MODES FOR SINGLE WORD ADDRESSED INSTRUCTIONS

	m FIEL	D	ADDRESSING	[
11	10	9	] MODE	OPERATION
0	Х	Х	Direct	Combine bits 9, 10 with a field (0-8) to form effective address (0000 - 2047).
1	0	0	Relative	Add a field (bits 0–8) to contents of P to form effective address (Mod 2 <sup>15</sup> ).
1	0	1	Index (X Register)	Add a field (bits 0–8) to contents of X to form effective address (Mod 2 <sup>15</sup> ).
1	1	0	Index (B Register)	Add a field (bits 0–8) to contents of B to form effective address (Mod 2 <sup>15</sup> ).
1	1	1	Indirect	a field (bits 0–8) specifies locat- ion of an address word.

## TABLE G-2

## CONTROL INSTRUCTION GROUP CODES (SINGLE-WORD, NON-ADDRESSABLE)

OP OCTAL	CODE MNEMONIC	m FIELD	a FIELD	INSTRUCTION	TIMING (CYCLES)
00	HLT	0	ххх	Halt	1
00	NØP	5	000	No Operation	1
00	RØF	7	400	Reset Overflow	1
00	SØF	7	401	Set Overflow	1

## TABLE G-3 SHIFT INSTRUCTION GROUP

## TABLE G-3(a) INSTRUCTION FORMAT

OCTAL	OCTAL				a F	IELD				
OP CODE	m FIELD	U <sub>8</sub>	U <sub>7</sub>	U <sub>6</sub>	U 5	U <sub>4</sub>	U <sub>3</sub>	U <sub>2</sub>	Ul	UO
00	4	0 = A or B 1 = A & B	0 = B 1 = A	0=Left 1 = rt.	0 = Arith. 1 = logical rotate		SHIF	T C C (0 - 31)	DUNT	

## TABLE G-3(b) INSTRUCTION FORMAT

U	U	Ų	U	MNEMONIC	SHIFT INSTRUCTION	TIMING (CYCLES)
0 0 0 0 0 0 0 1 1 1 1 1 1 1 1	0 0 1 1 1 0 0 0 1 1 1 1	0 0 1 0 0 1 0 0 1 0 0 1 1 0	0 1 0 1 0 1 0 1 0 1 0 1 0 1	ASLB LRLB ASRB LSRB ASLA LRLA ASRA LSRA LASL LASL LASR LLSR	Arithmetic Shift B Left Logical Rotate B Left Arithmetic Shift B Right Logical Shift B Right Arithmetic Shift A Left Logical Rotate A Left Arithmetic Shift A Right Logical Shift A Right Long Arithmetic Shift A, B Left Long Logical Rotate A, B Registers Left Long Arithmetic Shift A, B Right Long Logical Shift, A, B Registers Invalid Invalid Invalid	1 + .25n " " " 1 +.50n 1 +.50n 1 +.50n 1 +.50n

#### TABLE G-4 REGISTER CHANGE INSTRUCTION GROUP

#### TABLE G-4(a) INSTRUCTION FORMAT

CLASS CODE	m FIELD		a FIE	LD					TYPE OF TRANSFER
OCTAL	OCTAL	SOU U <sub>8</sub> U <sub>7</sub> U <sub>6</sub>	RCE U <sub>5</sub>	U4	U3	DI U <sub>2</sub>	EST. U <sub>l</sub> L	0ر	
00	5	0 0 0 1 1 0 1 1	x	В	A	×	Ви	A	Transfer Unchanged Transfer Incremented Transfer Complemented Transfer Decremented

Note: Multiple source transfer results in Inclusive-OR; Multiple source complemented results in complement Inclusive-OR

Class Code FIELD OCTAL	MNEMONIC	REGISTER CHANGE INSTRUCTION	TIMING
001	TZA	Transfer Zero to A Register	1
002	TZB	Transfer Zero to B Register	1
004	TZX	Transfer Zero to X Register	l
012	TAB	Transfer A Register to B Register	1
014	TAX	Transfer A Register to X Register	···· 1 ·····
021	TBA	Transfer B Register to A Register	1
024	TBX	Transfer B Register to X Register	1
041	TXA	Transfer X Register to A Register	1
042	ТХВ	Transfer X Register to B Register	]
111	IAR	Increment A Register	1
122	IBR	Increment B Register	1
144	IXR	Increment X Register	1
311	DAR	Decrement A Register	1
322	DBR	Decrement B Register	1
344	DXR	Decrement X Register	1
511	AÓFA	Add Overflow to A Register	1
522	А́ФFВ	Add Overflow to B Register	1
544	AØFX	Add Overflow to X Register	. 1
711	SØFA	Subtract Overflow from A Register	1
722	SØFB	Subtract Overflow from B Register	1
744	SØFX	Subtract Overflow from X Register	1

## TABLE G-4(b) REGISTER CHANGE INSTRUCTION CODES

#### TABLE G-5 JUMP INSTRUCTION GROUP

## TABLE G-5(a) INSTRUCTION FORMAT

OP CODE	m FIELD				a F	IELD				
OCTAL	OCTAL	U <sub>8</sub>	U <sub>7</sub>	U <sub>6</sub>	U <sub>5</sub>	U <sub>4</sub>	U <sub>3</sub>	U <sub>2</sub>	υ <sub>l</sub>	U <sub>O</sub>
00	1	ss3 ON	SS2 ON	SS1 ON	X=0	B=0	A=0	A 0	A 0	OF=1

NOTE: Jump condition is logical AND of all a Field bits

a FIELD OCTAL	MNEMONIC	JUMP INSTRUCTION	TIMING (CYCLES)
000	JMP	Jump Unconditionally	2
001	JØF	Jump If Overflow Set	2
002	JAP	Jump If A Register Positive	2
004	JAN	Jump If A Register Negative	2
010	JAZ	Jump If A Register Zero	2
020	JBZ	Jump If B Register Zero	2
040	JXZ	Jump If X Register Zero	2
100	12SL	Jump If Sense Switch 1 Set	2
200	JSS2	Jump If Sense Switch 2 Set	2
300	L223	Jump If Sense Switch 3 Set	2

.

## TABLE G-5(b) JUMP INSTRUCTION CODES

## TABLE G-6 JUMP AND MARK INSTRUCTION GROUP

#### TABLE G-6(a) INSTRUCTION FORMAT

OP CODE	m FIELD	1		a	FIELD		2			
OCTAL	OCTAL	U <sub>8</sub>	U <sub>7</sub>	U <sub>6</sub>	U 5	U <sub>4</sub>	U <sub>3</sub>	U <sub>2</sub>	Ul	UO
00	1	SS3	SS2	SS 1	X=0	B=0	A=0	A 0	A 0	OF=1

NOTE: Jump and Mark condition is logical-AND of all a Field bits

a FIELD OCTAL	MNEMONIC	JUMP AND MARK INSTRUCTIONS	TIMING (CYCLES)
000	JMPM	Jump and Mark Unconditionally	2
001	JØFM	Jump and Mark if Overflow Set	2 (3 if Jump)
002	JANM	Jump and Mark if A Register Negative	2 (3 if Jump)
003	JAPM	Jump and Mark if A Register Positive	2 (3 if Jump)
010	JAZM	Jump and Mark if A Register Zero	2 (3 if Jump)
020	JBZM	Jump and Mark if B Register Zero	2 (3 if Jump)
040	JXZM	Jump and Mark if X Register Zero	2 (3 if Jump)
100	JSIM	Jump and Mark if Sense Switch 1 On	2 (3 if Jump)
200	JS2M	Jump and Mark if Sense Switch 2 On	2 (3 if Jump)
400	JS3M	Jump and Mark if Sense Switch 3 On	2 (3 if Jump)

## TABLE G-6(b) JUMP AND MARK INSTRUCTION CODES

#### TABLE G-7 EXECUTE INSTRUCTION GROUP

## TABLE G-7(a) INSTRUCTION FORMAT

OP CODE	m FIELD				a FIEL	D		ing, is a differential from a differential from		
OCTAL	OCTAL	U <sub>8</sub>	U <sub>7</sub>	U <sub>6</sub>	U <sub>5</sub>	U <sub>4</sub>	U <sub>3</sub>	U <sub>2</sub>	Ul	U <sub>0</sub>
0 0	3	SS3 ON	ss2 ON	SS1 ON	X=0	B=0	A=0	A 0	A 0	OF=1

NOTE: Execute Condition is logical-AND of all a Field bits. Executed instruction must be single work

#### TABLE G-7(a) INSTRUCTION FORMAT

a FIELD OCTAL	MNEMONIC	EXECUTE INSTRUCTION	TIMING (CYCLES)
000	XEC	Execute Unconditionally	2
001	XØF	Execute if Overflow Set	2
002	XAP	Execute if A Register Positive	2
004	XAN	Execute if A Register Negative	2
010	XAZ	Execute if A Register Zero	2
020	XBZ	Execute if B Register Zero	2
040	xxz	Execute if X Register Zero	2
100	XSI	Execute if Sense Switch 1	2
200	XS2	Execute if Sense Switch 2	2
400	XS3	Execute if Sense Switch 3	2

## TABLE G-8 AUTO INDEX INSTRUCTION GROUP

#### TABLE G-8(a) INSTRUCTION FORMAT

OP CODE OCTAL	MNEMONIC	m FIELD OCTAL	U8	U7	0 U6	я F  U5	IELD U4 U3 U2 U1 U0	INSTRUCTION	TIMING (CYCLES)
	IRJZ			0	0			Increment Replace & Jump if Zero	 3 (4 if Jump) 
00	IRJN	7	0	0	1	1	INDEX	Increment Replace & Jump if not Zero	3 (4 if Jump)
	- -						LOCATION		
	DRJZ			1	0		(0-37 <sub>8</sub> )	Decrement Replace & Jump if Zero	3 (4 if Jump)
	DRJN		-	1	1			Decrement Replace & Jump if Not Zero	3 (4 if Jump)

## TABLE G-8(b) AUTO INDEX INSTRUCTION CODES

a FIELD	MNEMONIC	INSTRUCTION	TIMING (CYCLES)
0, 40 + L	IRJZ	Increment Replace and Jump if Zero	3 (4 if Jump)
1, 40 + L	IRJN	Increment Replac <b>e</b> and Jump if Not Zero	3 (4 if Jump)
2, 40 + L	DRJZ	Decrement Replace and Jump if Zero	3 (4 if Jump)
3, 40 + L	DRJN	Decrement Replace and Jump if Not Zero	3 (4 if Jump)

TABLE G-9 BYTE INSTRUCTION GROUP (\*)

OP C	:ODE	m FIELD	a FIELD	INSTRUCTION	TIMING
OCTAL	MNEMONIC	OCTAL	OCTAL		(CYCLES)
00 00 00 00	SLA SSA SCAE SSAC	7 7 7 7	000 011 014 025	Selective Load A Register Selective Store A Register Selective Load A Register Complement Selective Store A Register Complement	2 2 2 2

(\*) Optional

**Projection** 

-

p01-2170,

C. Species

-

-

OP	CODE	m FIELD	a FIELD		TIMING
OCTAL	MNEMONIC	OCTAL	OCTAL	INSTRUCTION	(CYCLES)
00	LDAI	6	010	Load A Immediate	2
00	LDBI	6	020	Load B Immediate	2
00	LDXI	6	030	Load X Immediate	2
00	INRI	6	040	Increment and Replace Immediate	2
00	STAI	6	050	Store A Immediate	2
00	STBI	6	060	Store B Immediate	2
00	STXI	6	070	Store X Immediate	2
00	ØRAI	6	110	Inclusive OR Immediate	2
00	ADDI	6	120	Add Immediate	2
00	ERAI	6	130	Exclusive OR Immediate	2
00	SUBI	6	140	Subtract Immediate	2
00	MULI (*)	6	160	Multiply Immediate	10
00	DIVI (*)	6	170	Divide Immediate	10-14
00	ANAI	6	150	AND Immediate	2

## TABLE G-10 IMMEDIATE INSTRUCTION GROUP

(\*) Optional

OP	CODE	m FIELD	a FIELD		TIMING
OCTAL	MNEMONIC	OCTAL	OCTAL	INSTRUCTION	(CYCLES)
10	EXC	0	xzz	External Control	J
10	SEN	1	xzz	Program Sense	2
10	IME	2	0ZZ	Input to Memory	3
10	INA	2	IZZ	Input to A	2
10	INB	2	2ZZ	Input to B	2
10	CIA	2	5ZZ	Clear and Input to A	2
10	СІВ	2	6ZZ	Clear and Input to B	2
10	ØME	3	0ZZ	Output from Memory	2
10	ØAR	3	IZZ	Output from A	2
10	ØBR	3	2ZZ	Output from B	2

TABLE G-11 INPUT/OUTPUT INSTRUCTION GROUP

X – Mode or logical unit number

Z - Device number

\_\_\_\_\_

. .

and the second sec

\*\*\*\*\*\*\*\*

process.

[

OP OCTAL	CODE MNEMONIC	m FIELD OCTAL	a FIELD OCTAL	INSTRUCTION	TIMING (CYCLES)
00	LDAE	6	01X	Load A Register Extended	3
00	LDBE	6	02X	Load B Register Ex <b>t</b> ended	3
00	LDXE	6	03X	Load X Register Extended	3
00	STAE	6	05X	Store A Register Extended	3

## TABLE G-12 EXTENDED ADDRESS INSTRUCTION GROUP

# APPENDIX H DATA 620 RESERVED INSTRUCTION CODES

-

[

-

/\*\*\*\*\*

# Table H-1 INTERRUPT MODULE RESERVED INSTRUCTION CODES

The following ins through 47 <sub>8</sub> are i	struction codes are for use reserved for Interrupt Mode	with the first Inter ules.	rupt Module. Dev	ice addresses 40 <sub>8</sub>
MNEMC		OCTAL	FUNCTION	<u>1</u>
A. EXTERN	NAL CONTROL			
EXC EXC EXC	140* 240 440 540	100140 100240 100440 100540	CLEAR ac Register ENABLE Interrupt INHIBIT Interrupt INITIALIZE Interr	Module Module upt Module
B. TRANS	ER			
ØMI ØAF ØBR	E 40 R 40 40	103040 103140 103240	LOAD MASK from LOAD MASK from LOAD MASK from	n Memory n A Register n B Register

C. SENSE

\_\_\_\_\_

-

\_\_\_\_\_

.

NONE

\*Ac option only.

#### Table H-2 BIC RESERVED INSTRUCTION CODES

The following instruction codes are for use with the first Buffer Interlace Controller. Device addresses  $20_8$  through  $27_8$  are reserved for BIC's.

	MNEMONIC	OCTAL	FUNCTION
Α.	EXTERNAL CONTROL		
	EXC 020	1000020	ACTIVATE ENABLE
	EXC 021	1000021	INITIALIZE
Β.	TRANSFER		
	ØAR 20	103120	LOAD INITIAL Register from A
	ØBR 20	103220	LOAD INITIAL Register from B
	ØME 20	103020	LOAD INITIAL Register from memory
	ØAR 21	103121	LOAD FINAL Register from A
	ØBR 21	103221	LOAD FINAL Register from B
	ØME 21	103021	LOAD FINAL Register from memory
	INA 20	102120	READ INITIAL Register into A
	INB 20	102220	READ INITIAL Register into B
	IME 20	102020	READ INITIAL Register into memory
	CIA 20	102520	READ INITIAL Register into cleared A
	CIB 20	102620	READ INITIAL Register into cleared B
c.	SENSE		
	sen 20	101020	Sense BIC NOT BUSY
	SEN 21	101021	Sense ABNORMAL DEVICE STOP

SEN 21	101021	Sense ABNORMAL DEVICE STOP

#### Table H-3 TELETYPE RESERVED INSTRUCTION CODES

The following instruction codes are for use with the first Teletype. Device addresses  $00_8$  through  $07_8$  are reserved for Teletypes.

MNEMONIC	OCTAL	FUNCTION
A. EXTERNAL CONTROL		
EXC 000 EXC 100 EXC 200 EXC 300	100000 100100 100200 100300	Select HIGH SPEED INPUT Select LOW SPEED INPUT Select KEYBOARD INPUT Select LOW SPEED OUTPUT
EXC 400	100400	Select TTY OFF

#### B. TRANSFER

-----

(

ŗ

ØAR 00	103100	Transfer A Register to TTY Buffer
ØBR 00	103200	Transfer B Register to TTY Buffer
ØME 00	103000	Transfer Memory to TTY Buffer
INA 00	102100	Transfer TTY Buffer to A Register
INB 00	102200	Transfer TTY Buffer to B Register
IME 00	102000	Transfer TTY Buffer to Memory
CIA 00	102500	Transfer TTY Buffer to cleared A Register
CIB 00	102600	Transfer TTY Buffer to cleared B Register

## C. SENSE

SEN 000	101000	Sense TTY NOT BUSY
SEN 100	101100	Sense TTY BUFFER READY
SEN 300	101300	Sense TTY READER READY

## Table H-4 90 CPM CARD READER RESERVED INSTRUCTION CODES

The following instruction codes are for use with the 90 CPM Card Reader. For additional Card Readers, device addresses will be assigned at the time of system definition.

	MNEMONIC	OCTAL	FUNCTION
Α.	EXTERNAL CONTROL		
	EXC 230	100230	Read One Card Step Read One Character
		100000	
Β.	TRANSFER		
	INA 30	102130	Transfer to A Register
	INB 30	102230	Transfer to B Register
	IME 30	102030	Transfer to Memory
	CIA 30	102530	Transfer to A Register Cleared
	CIB 30	102630	Transfer to B Register Cleared
c.	SENSE		
	SEN 130	101130	Sense Character Ready
	SEN 230	101230	Sense Reader Not Busy

101630

SEN 630

Sense Reader Ready

### Table H-5 GATED INPUT CHANNEL RESERVED INSTRUCTION CODES

The following instruction codes are for use with the Gated Input Channel. Device addresses for additional input channels will be assigned at the time of system definition.

	MNEMONIC	OCTAL	FUNCTION
Α.	EXTERNAL CONTROL		
Β.	TRANSFER		
	INA 60	102160	Input from Channel to A Register
	INB 60	102260	Input from Channel to B Register
	IME 60	102060	Input from Channel to Memory
	CIA 60	102560	Input from Channel to cleared A Register
	CIB 60	102660	Input from Channel to cleared B Register

C. SENSE

Ê

5

\_\_\_\_

.

Printer and

sfer In Request

#### Table H-6 BUFFER INPUT CHANNEL RESERVED INSTRUCTION CODES

The following instruction codes are for use with the Buffer Input Channel. Device addresses for additional input channels will be assigned at the time of system definition.

MNEMONIC	OCTAL	FUNCTION
A. EXTERNAL CONTROL		•
NONE		
B. TRANSFER		
INA 62	102162	Input from Channel to A Register
INB 62	102262	Input from Channel to B Register
IME 62	102062	Input from Channel to Memory
CIA 62	102562	Input from Channel to Cleared A Register
CIB 62	102662	Input from Channel to Cleared B Register
0 05) 105		
C. SENSE		

SEN 462

101462

Sense Transfer In Request

## Table H-7 GATED OUTPUT CHANNEL RESERVED INSTRUCTION CODES

The following instruction codes are for use with the Gated Output Channel. Device addresses for additional output channels will be assigned at the time of system definition.

	MNEMONIC	OCTAL	FUNCTION
Α.	EXTERNAL CONTROL		
	NONE		
Β.	TRANSFER		
	ØAR 60 ØBR 60 ØME 60	103160 103260 103060	Output from A Register through Channel Output from B Register through Channel Output from Memory through Channel
c.	SENSE		
	SEN 260	101260	Sense Data Request

H-7

## Table H-8

## BUFFER OUTPUT CHANNEL RESERVED INSTRUCTION CODE

The following codes are for use with the Buffer Output Channel. Device addresses for additional Output Channels will be assigned at the time of system definition.

N	NEMONIC	OCTAL	FUNCTION
Α.	EXTERNAL CONTROL		
	NONE		
B.	TRANSFER		
	ØAR 62	103162	Output from A Register through Channel
	ØBR 62	103262	Output from B Register through Channel
	ØME 62	103062	Output from Memory through Channel
c.	SENSE		
	SEN 262	101262	Sense Data Request

#### Table H-9 HIGH SPEED PAPER TAPE I/O RESERVED INSTRUCTION CODES

The following instruction codes are for use with the Paper Tape I/O unit. For additional units, device addresses will be assigned at the time of system definition. If only a reader or a punch is attached, use only those codes which apply.

MNEMONIC	OCTAL	FUNCTION
A. EXTERNAL CONTROL		
EXC 037	100037	CONNECT PUNCH to BIC
EXC 437	100437	STOP READER
EXC 537	100537	START READER
EXC 637	100637	PUNCH BUFFER
EXC 737	100737	READ ONE CHARACTER

#### **B.** TRANSFER

OAR 37	103137	LOAD BUFFER from A Register
ØBR 37	103237	LOAD BUFFER from B Register
ØME 37	103037	LOAD BUFFER from Memory
INA 37	102137	<b>READ BUFFER into A Register</b>
INB 37	102237	<b>READ BUFFER into B Register</b>
IME 37	102037	<b>READ BUFFER into Memory</b>
CIA 37	102537	READ BUFFER into cleared A Register
CIB 37	102637	READ BUFFER into cleared B Register

C. SENSE

SEN 537

101537

Sense BUFFER READY

# Table H-10 MAGNETIC TAPE UNIT RESERVED INSTRUCTION CODES

The following instruction codes are for use with the first MTU. Device addresses 108 through  $13_8$  are reserved for MTU's.

MNEMONIC	OCTAL	FUNCTION
A. EXTERNAL CONTROL		
EXC 010	100010	READ ONE RECORD BINARY
EXC 110	100110	read one record bcd
EXC 210	100210	WRITE ONE RECORD BINARY
EXC 310	100310	WRITE ONE RECORD BCD
EXC 410	100410	WRITE FILE MARK
EXC 510	100510	Forward one record
EXC 610	100610	BACKSPACE ONE RECORD
EXC 710	100710	REWIND

#### B. TRANSFER

ØAR	103110	LOAD BUFFER from A Register
ØBR	103210	LOAD BUFFER from B Register
ØME	103010	LOAD BUFFER from Memory
INA	102110	READ BUFFER into A Register
INB	102210	READ BUFFER into B Register
IME	102010	READ BUFFER into Memory
CIA	102510	READ BUFFER into cleared A Register
CIB	102610	READ BUFFER into cleared B Register

#### C. SENSE

SEN 010	101010	Sense PARITY ERROR
sen 110	101110	Sense BUFFER READY
SEN 210	101210	Sense MTU READY
sen 310	101310	Sense FILE MARK
sen 410	101410	Sense HIGH DENSITY
SEN 510	101510	Sense END OF TAPE
SEN 610	101610	Sense BEGINNING OF TAPE
SEN 710	101710	Sense REWINDING

# APPENDIX I STANDARD CHARACTER CODES

[

-

ſ

SYMBOL	ASCII	PRINTER	MAG TAPE	HOLLERITH
@	300	00	32	0-2-8
А	301	01	61	12-1
В	302	02	62	12-2
с	303	03	63	12-3
D	304	04	64	12-4
E	305	05	65	12-5
F	306	06	66	12-6
G	307	07	67	12-7
н	310	10	70	12-8
I	311	11	71	12-9
L	312	12	41	11-1
к	313	13	42	11-2
L	314	14	43	11-3
м	315	15	44	11-4
Ν	316	16	45	11-5
0	317	17	46	11-6
Ρ	<b>3</b> 20	20	47	11-7
Q	321	21	50	11-8
R	322	22	51	11-9
S	323	23	22	0-2
т	324	24	23	0-3
U	325	25	24	0-4

# APPENDIX I DATA 620 STANDARD BCD CODES

1

5

-

ſ

1

ASCII	PRINTER	MAG TAPE	HOLLERITH
326	26	25	0-5
327	27	26	0-6
330	30	27	0-7
331	31	30	0-8
332	32	31	0-9
333	33	75	12-5-8
334	34	36	0-6-8
335	35	55	11-5-8
336	36	17 (Note)	7-8
337	37	20	2-8
240	40	20	No Punch
241	41	52	11-2-8
242	42	35	0-5-8
243	43	37	0-7-8
244	44	53	11-3-8
245	45	57	11-7-8
246	46	77	12-7-8
247	47	14	4-8
250	50	34	0-4-8
251	51	74	12-4-8
252	52	54	11-4-8
253	53	60	12
254	54	33	0-3-8
	ASCII 326 327 330 331 332 333 334 335 336 337 240 241 242 243 244 245 244 245 246 247 250 251 252 253 254	ASCIIPRINTER3262632727330303313133232333333343433535336363373724040241412424224343244442454524646247472505025151252522535325454	ASCIIPRINTERMAG TAPE326262532727263303027331313033232313333375334343633535553363617 (Note)3373720240402024141522424235243433724444532454557246467724747142505034251517425353602545433

Note: End of File for Mag Tape

SYMBOL	ASCII	PRINTER	MAG TAPE	HOLLERITH
-	255	55	40	11
	256	56	73	12-3-8
1	257	57	21	0-1
0	260	60	12	0
1	261	61	01	1
2	262	62	02	2
3	263	63	03	3
4	264	64	04	4
5	265	65	05	5
6	266	66	06	6
7	267	67	07	7
8	270	70	10	8
9	271	71	11	9
:	272	72	15	5-8
;	273	73	56	11-6-8
<	274	74	76	12-6-8
=	275	75	13	3-8
>	276	76	16	6-8
?	277	77	72	12-2-8

-

presilie

 $\left[ \right]$ 

# TELETYPE CHARACTER CODES

Teletype Character	620 Internal Code	Teletype Character	620 Internal Code		
0	260	Y	331		
1	261	Z	332		
2	262	blank	240		
3	263	!	241		
4	264	I.	242		
5	265	#	243		
6	266	\$	244		
7	267	%	245		
8	270	&	246		
9	271	I	247		
Α	301	(	250		
В	302	)	251		
С	303	*	252		
D	304	+	253		
E	305	1	254		
F	306	_	255		
G	307	•	256		
Н	310	/	257		
1	311	:	272		
J	312	i	273		
К	313		274		
L	314	=	275		
M.	315		276		
N	316	?	277		
0	317	@	300		
Р	320		333		
Q	321		334		
R	322		335		
S	323		336		
Т	324		337		
U	325	Rub Out	377		
V	326	NUL	200		
W	327	SOM	201		
х	330	EOA	202		
Teletype Character	620 Internal Code	Teletype Character	620 Internal Code		
-----------------------	-------------------------	-----------------------	-------------------------	--	--
EOM	203	TAPE AUX ON	222		
EOT	204	X-OFF	223		
WRU	205	TAPE OFF AUX	224		
RU	206	ERROR	225		
BEL	207	SYNC	226		
FE	210	LEM	227		
Н ТАВ	211	SO	230		
LINE FEED	212	S1	231		
V TAB	213	S2	232		
FORM	214	S3	233		
RETURN	215	S4	234		
so	216	S5	235		
SI	217	<b>S6</b>	236		
DCO	220	S7	237		
X-ON	221				

1

ſ

1

[

1

-

-

[

ſ

-

1-5

8

## APPENDIX J AUTO INDEX INSTRUCTION GROUP

## APPENDIX J AUTO INDEX INSTRUCTION GROUP

The Auto Index Instruction Group (optional) uses the first  $32_{10}$  ( $37_8$ ) words of memory as pointers or counters. Four instructions are provided for altering and testing the contents of these memory locations. The address field a specifies the index memory location and the type of indexing and logical test to be performed. Table G8(a), Appendix G, summarizes the control functions specified by the address field. Table G8(b) summarizes the auto index instructions. The general flow for this instruction group is shown in Fig. 3-12.

IRJZ

Increment Replace and Jump if Zero Timing: 3 Cycles (No Jump) 4 Cycles (Jump)

The contents of L (L = 0 to 37<sub>8</sub>) is incremented by one, Mod  $2^{16}$ , and the sum is placed in L. If the sum is zero, a jump is executed to the Jump Address. If the sum is not zero, the next instruction in the sequence is executed. After execution, if (M)  $2^{15}$  ( $2^{17}$ ), the overflow indicator (OF) is set.j

Indexing: No Indirect Addressing: Yes Registers Altered: L, P, OF





Auto Instruction, Increment/Jump, General Flow

J-2

The contents of L (L = 0 to  $37_8$ ) are incremented by one Mod 2<sup>16</sup> and the sum is placed in L. If the sum is not zero a jump to the Jump Address is executed. If the sum is zero, the next instruction in sequence is executed. After execution, if (M)  $\geq 2^{15}$  (2<sup>17</sup>) the overflow indicator (OV) is set.

Indexing: No Indirect Addressing: Yes Registers Altered: L, P, OV



The contents of L (L = 0 to 378) are incremented by one, Mod  $2^{15}$  ( $2^{17}$ ), and the difference is placed in L. If the difference is zero, a jump is executed to the Jump Address. If the difference is not zero, the next instruction in sequence is executed. After execution, if (M)> $-2^{15}$  ( $-2^{17}$ ) the overflow indicator (OF) is set.

> Indexing: No Indirect Addressing: Yes Registers Altered: L, P, OF

DRJN

Decrement Replace and Jump if Not Zero Timing: 4 Cycles (No Jump) 5 Cycles (Jump)

	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
n			00			7	7		3		40 + L							
n+ 1			I Jump Address															
	18- opt	-bit ion	J															

The contents of L (L = 0 to 378) are decremented by one, Mod  $2^{15}$  ( $2^{17}$ ), and the difference is placed in L. If the difference is not zero a jump is executed to the Jump Address. If the difference is zero, the next instruction in sequence is executed. After execution, if (M) >  $-2^{15}$  ( $-2^{17}$ ), the overflow indicator (OF) is set.

Indexing: No Indirect Addressing: Yes Registers Altered: L, P, CF

COMMENT SHEET DATA 620 SYSTEM COMPUTER Pub. No.

FROM NAME : \_\_\_

CUT ALONG LINE

BUSINESS ADDRESS : \_

COMMENTS: (DESCRIBE ERRORS, SUGGESTED ADDITION OR DELETION AND INCLUDE PAGE NUMBER, ETC.) FOLD

FOLD

FOLD

CUT ALONG LINE

t

FIRST CLASS PERMIT No. 295 NEWPORT BEACH CALIF.

## **BUSINESS REPLY MAIL**

No Postage Stamp Necessary If Mailed In The United States

## Data Machines, Inc.

Division of Decision Control, Inc. 1590 Monrovia Ave. Newport Beach, Calif. 92660

Attn: Tech. Publication Dept.

FOLD